New 8-Level Basic Structure for Cascaded Multilevel Inverters with Reduced Number of Switches and DC Voltage Sources

被引:11
作者
Babaei, Ebrahim [1 ,2 ]
Buccella, Concettina [3 ]
Cecati, Carlo [3 ]
机构
[1] Univ Tabriz, Fac Elect & Comp Engn, Tabriz, Iran
[2] Near East Univ, Engn Fac, Mersin 10, TR-99138 Nicosia, North Cyprus, Turkey
[3] Univ Aquila, Dept Informat Engn Comp Sci & Math, Laquila, Italy
关键词
Multilevel inverters; cascaded multilevel inverter; symmetric multilevel inverter; asymmetric multilevel inverter; CONVERTERS; TOPOLOGY; REDUCTION;
D O I
10.1142/S0218126619500385
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multilevel inverters are generally used in medium-voltage and high-power applications. In this paper, a new 8-level basic structure for cascaded multilevel inverters is proposed. Based on proposed basic structure, two different cascaded multilevel topologies are proposed. The proposed cascaded multilevel inverters use less number of power switches, IGBTs and de voltage sources compared with the conventional multilevel inverters. In order to generate all steps at the output voltage, three different algorithms to determine the amplitudes of de voltage sources are presented. To reconfirm the performance and correct operation of the proposed topologies, the experimental results for a 15-level inverter are presented.
引用
收藏
页数:16
相关论文
共 43 条
  • [21] A new cascaded asymmetrical multilevel inverter based on switched dc voltage sources
    Siddique, Marif Daula
    Rawa, Muhyaddin
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS, 2021, 128
  • [22] A New Structure with New Algorithms for Cascaded Multilevel Inverters by Reducing Number of IGBTs
    Bayat, Zahra
    Babaei, Ebrahim
    Serajian, Mina
    Cecati, Carlo
    Buccella, Concettina
    2019 10TH INTERNATIONAL POWER ELECTRONICS, DRIVE SYSTEMS AND TECHNOLOGIES CONFERENCE (PEDSTC), 2019, : 349 - 354
  • [23] Harmonic elimination procedure for cascaded multilevel inverters having a particular even number of dc sources
    Buccella, C.
    Cimoroni, M. G.
    Patel, V
    Saif, A. M.
    Tinari, M.
    Cecati, C.
    Babaei, E.
    IECON 2018 - 44TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2018, : 1249 - 1254
  • [24] Structure of Boost DC and Multilevel Inverter with Reduced Switches for 7 level
    Kumar, Kanike Vinod
    Kumar, R. Saravana
    2019 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2019,
  • [25] A new cascaded multilevel inverter with series and parallel connection ability of DC voltage sources
    Babaei, Ebrahim
    Sheermohammadzadeh Gowgani, Saeed
    Sabahi, Mehran
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2015, 23 (01) : 85 - 102
  • [26] A New Multilevel Converter with Granular Voltage Steps and Reduced Number of Switches
    Ziaeinejad, Saleh
    Mehrizi-Sani, Ali
    IECON 2015 - 41ST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2015, : 2294 - 2299
  • [27] Optimization and Implementation of a New Topology for Cascaded Multilevel Inverters with Reduced Number of Semiconductor Devices
    Roya Naderi
    Ebrahim Babaei
    Mehran Sabahi
    Ali Daghigh
    Iranian Journal of Science and Technology, Transactions of Electrical Engineering, 2021, 45 : 959 - 977
  • [28] Optimization and Implementation of a New Topology for Cascaded Multilevel Inverters with Reduced Number of Semiconductor Devices
    Naderi, Roya
    Babaei, Ebrahim
    Sabahi, Mehran
    Daghigh, Ali
    IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY-TRANSACTIONS OF ELECTRICAL ENGINEERING, 2021, 45 (03) : 959 - 977
  • [29] Extended multilevel converters: an attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters
    Babaei, Ebrahim
    Kangarlu, Mohammad Farhadi
    Sabahi, Mehran
    IET POWER ELECTRONICS, 2014, 7 (01) : 157 - 166
  • [30] A New Cascaded Multilevel Inverter Topology with Voltage Sources Arranged in Matrix Structure
    Thamizharasan, S.
    Baskaran, J.
    Ramkumar, S.
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2015, 10 (04) : 1552 - 1557