CMOS high-resolution all-digital phase-locked loop

被引：0

作者：

Mokhtari, E ^{[1
]}

Sawan, M ^{[1
]}

机构：

[1] PoySTIM Neurotechnol Lab, Dept Elect Engn, Montreal, PQ H3C 3A7, Canada

来源：

Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3 | 2003年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The core of an all-digital phase locked-loop (ADPLL) is composed of a high resolution digital controlled oscillator (DCO) circuit operating in a wide frequency range, a phase-frequency detector (PFD) and an up/down binary counter. The ADPLL can be reused in many system-on-chip (SoC) applications by a proper setting of the DCO and the PFD. Extensive simulation were carried on using models of a standard 0.18 mu m CMOS technology, with a power supply of 1.8 Volts. The simulation results show that the ADPLL can operate from 26MHz to 588MHz.

引用

页码：221 / 224

页数：4

共 50 条

[41] Quantization effects in all-digital phase-locked loops
Madoglio, Paolo
Zanuso, Marco
Levantino, Salvatore
Samori, Carlo
Lacaita, Andrea L.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (12) : 1120 - 1124
[42] The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock
Chiang, JS
Chen, KY
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (07) : 945 - 950
[43] RESPONSE OF AN ALL DIGITAL PHASE-LOCKED LOOP
GARODNICK, J
GRECO, J
SCHILLING, DL
IEEE TRANSACTIONS ON COMMUNICATIONS, 1974, CO22 (06) : 751 - 764
[44] A Portable Wide-Range All-Digital Phase-Locked Loop with Fast Settling Time in 180 nm CMOS
Xie, Lin-lin
Qiao, Shu-shan
Wang, Yang
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 545 - 547
[45] A 2.4-GHz Low-Power All-Digital Phase-Locked Loop
Xu, Liangge
Lindfors, Saska
Stadius, Kari
Ryynanen, Jussi
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (08) : 1513 - 1521
[46] A Background KDCO Compensation Technique for Constant Bandwidth in All-Digital Phase-Locked Loop
Lee, Sung-Pah
Cho, SeongHwan
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3401 - 3404
[47] All-digital DSP-based phase-locked loop for induction heating applications
Martin-Segura, Guillermo
Sala-Perez, Pau
Ferrater-Simon, Coia
Lopez-Mestre, Joaquim
Bergas-Jane, Joan
Montesinos-Miracle, Daniel
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2013, 23 (07): : 1095 - 1106
[48] Modeling and analysis of all-digital full-hardware quadrature phase-locked loop
Liu, Yajing
Fan, Yu
Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2015, 30 (15): : 148 - 155
[49] A 2.4-GHz Low-Power All-Digital Phase-Locked Loop
Xu, Liangge
Lindfors, Saska
Stadius, Kari
Ryynanen, Jussi
PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 331 - 334
[50] THE DESIGN OF AN ALL-DIGITAL PHASE-LOCKED LOOP WITH LOW JITTER BASED ON ISF ANALYSIS
Deng Xiaoying Yang Jun Shi Longxing Chen Xin(National ASIC Systems Engineering Technology Research Center
Journal of Electronics(China), 2008, (05) : 673 - 678

← 1 2 3 4 5 →