CMOS high-resolution all-digital phase-locked loop

被引：0

作者：

Mokhtari, E ^{[1
]}

Sawan, M ^{[1
]}

机构：

[1] PoySTIM Neurotechnol Lab, Dept Elect Engn, Montreal, PQ H3C 3A7, Canada

来源：

Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3 | 2003年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The core of an all-digital phase locked-loop (ADPLL) is composed of a high resolution digital controlled oscillator (DCO) circuit operating in a wide frequency range, a phase-frequency detector (PFD) and an up/down binary counter. The ADPLL can be reused in many system-on-chip (SoC) applications by a proper setting of the DCO and the PFD. Extensive simulation were carried on using models of a standard 0.18 mu m CMOS technology, with a power supply of 1.8 Volts. The simulation results show that the ADPLL can operate from 26MHz to 588MHz.

引用

页码：221 / 224

页数：4

共 50 条

[21] An All-Digital Phase-Locked Loop with Fast Acquisition and Low Jitter
Zhao, Jun
Kim, Yong-Bin
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 277 - 280
[22] An All-Digital Phase-Locked Loop Compiler with Liberty Timing Files
Chung, Ching-Che
Sheng, Duo
Chen, Chen-Han
2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
[23] All-Digital Phase-Locked Loop with an Adaptive Bandwidth Design Procedure
Chau, Yawgeng A.
Chen, Chen-Feng
2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 89 - 92
[24] Jitter Optimisation in a Generalised All-Digital Phase-Locked Loop Model
Koskin, Eugene
Bisiaux, Pierre
Galayko, Dimitri
Blokhina, Elena
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (01) : 77 - 81
[25] An FPGA-Based Linear All-Digital Phase-Locked Loop
Kumm, Martin
Klingbeil, Harald
Zipf, Peter
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (09) : 2487 - 2497
[26] An All-Digital Optical Phase-Locked Loop Suitable for Satellite Downlinks
Panasiewicz, Jognes
Arab, Nisrine
Destic, Fabien
Pacheco, Gefeson M.
Rissons, Angelique
PHOTONICS, 2023, 10 (12)
[27] An All-Digital Phase-Locked Loop with Dynamic Phase Control for Fast Locking
Chuang, Yun-Chen
Tsai, Sung-Lin
Liu, Cheng-En
Lin, Tsung-Hsien
2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 297 - 300
[28] A fast lock-in all-digital phase-locked loop in 40-nm CMOS technology
Chung, Ching-Che
Lo, Chi-Kuang
IEICE ELECTRONICS EXPRESS, 2016, 13 (17):
[29] All-Digital Phase-Locked Loop in 40 nm CMOS for 5.8 Gbps Serial Link Transmitter
Antonov, Yury
Tikka, Tero
Stadius, Kari
Ryynanen, Jussi
2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 324 - 327
[30] A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP
Yu Guangming Wang YuYang Huazhong (Department of Electronic Engineering
Journal of Electronics(China), 2011, 28 (03) : 402 - 408

← 1 2 3 4 5 →