FPGA implementation of downlink DBF calibration

被引：0

作者：

Wang, Zhiguo ^{[1
]}

Jin, Ronghong ^{[1
]}

Geng, Junping ^{[1
]}

Fan, Yu ^{[1
]}

Lian, Chengdong ^{[1
]}

Chen, Junjie ^{[1
]}

Yang, Guomin ^{[1
]}

Wu, Qi ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Dept Elect Engn, Shanghai 200030, Peoples R China

来源：

2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5 | 2005年

关键词：

FPGA; parallel orthogonal codes; VHDL; calibration; DBF;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The calibration system is very important in solving the amplitude and phase imbalance of the digital beam forming (DBF) antennas. In this paper, a hardware calibration system based on field programmable gate array (FPGA) is designed. The calibration algorithm adopted in this design is based on the parallel orthogonal codes. To improve the calibration speed, parallel design methods are used. The simulation result shows that this system can satisfy the request of the real time calibration of the downlink digital beam forming.

引用

页码：1931 / 1933

页数：3

共 50 条

[21] FPGA Implementation of the ICA Algorithm using Multiplexing
Tornez-Xavier, G. M.
Flores-Nava, L. M.
Gomez-Castaneda, F.
Moreno-Cadenas, J. A.
2015 12TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE 2015), 2015,
[22] FPGA Implementation of Advanced Encryption Standard Algorithm
Kouser, Zabina
Singhal, Manish
Joshi, Amit M.
2016 INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2016,
[23] Structures implementation of CAN controller with FPGA structures
Donchev, B
Hristov, M
EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, : 577 - 580
[24] FPGA implementation of a UMTS turbo coder/decoder
Francis, C
Farah, J
Chendeb, M
Kassem, F
ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 198 - 201
[25] Implementation of a phase lead controller on an FPGA target
Parede, Jean-Yves
Guerin, Francois
Gorka, Marc
2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 205 - +
[26] Implementation of Efficient Image Processing Algorithm on FPGA
Khosla, Robin
Singh, Balwinder
2013 INTERNATIONAL CONFERENCE ON MACHINE INTELLIGENCE AND RESEARCH ADVANCEMENT (ICMIRA 2013), 2013, : 335 - 339
[27] FPGA Implementation of HS1-SIV
Geltink, Gerben
Volokitin, Sergei
SECRYPT: PROCEEDINGS OF THE 13TH INTERNATIONAL JOINT CONFERENCE ON E-BUSINESS AND TELECOMMUNICATIONS - VOL. 4, 2016, : 41 - 48
[28] Pulse coupled neural network implementation in FPGA
Waldemark, JTA
Lindblad, T
Lindsey, CS
Waldemark, KE
Oberg, J
Millberg, M
APPLICATIONS AND SCIENCE OF COMPUTATIONAL INTELLIGENCE, 1998, 3390 : 392 - 402
[29] FPGA implementation of a universal lossless data compressor
Hong, J
Meng, LJ
Zu, J
ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 5876 - 5878
[30] Design and implementation of VGA controller using FPGA
Ying, F. (yfq502@126.com), 1600, Advanced Institute of Convergence Information Technology, Myoungbo Bldg 3F,, Bumin-dong 1-ga, Seo-gu, Busan, 602-816, Korea, Republic of (04): : 458 - 465

← 1 2 3 4 5 →