Atomically flattening of Si surface of silicon on insulator and isolation-patterned wafers

By introducing high-purity and low-temperature Ar annealing at 850 degrees C, atomically flat Si surfaces of silicon-on-insulator (SOI) and shallow-trench-isolation (STI)-patterned wafers were obtained. In the case of the STI-patterned wafer, this low-temperature annealing and subsequent radical oxidation to form a gate oxide film were introduced into the complementary metal oxide semiconductor (CMOS) process with 0.22 mu m technology. As a result, a test array circuit for evaluating the electrical characteristics of a very large number (> 260,000) of metal oxide semiconductor field effect transistors (MOSFETs) having an atomically flat gate insulator/ Si interface was successfully fabricated on a 200-mm-diameter wafer. By evaluating 262,144 nMOSFETs, it was found that not only the gate oxide reliability was improved, but also the noise amplitude of the gate-source voltage related to the random telegraph noise (RTN) was reduced owing to the introduction of the atomically flat gate insulator/ Si interface. (C) 2015 The Japan Society of Applied Physics