Microarchitectural design space exploration made fast

被引:25
作者
Guo, Qi [1 ,2 ]
Chen, Tianshi [1 ,3 ]
Chen, Yunji [1 ,3 ]
Li, Ling [1 ,3 ]
Hu, Weiwu [1 ,3 ]
机构
[1] Chinese Acad Sci, Inst Comp Technol, Beijing 100190, Peoples R China
[2] Chinese Acad Sci, Grad Univ, Beijing 100049, Peoples R China
[3] Loongson Technol Corp Ltd, Beijing 100190, Peoples R China
基金
中国国家自然科学基金;
关键词
Design space exploration; Microarchitecture; Predictive models; Model tree; REGRESSION; PROCESSOR; ACCURATE; ARCHITECTURE; SIMULATION;
D O I
10.1016/j.micpro.2012.07.006
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Predictive modeling is an emerging methodology for microarchitectural design space exploration. However, this method suffers from high costs to construct predictive models, especially when unseen programs are employed in performance evaluation. In this paper, we propose a fast predictive model-based approach for microarchitectural design space exploration. The key of our approach is utilizing inherent program characteristics as prior knowledge (in addition to microarchitectural configurations) to build a universal predictive model. Thus, no additional simulation is required for evaluating new programs on new configurations. Besides, due to employed model tree technique, we can provide insights of the design space for early design decisions. Experimental results demonstrate that our approach is comparable to previous approaches regarding their prediction accuracies of performance/energy. Meanwhile, the training time of our approach achieves 7.6-11.8x speedup over previous approaches for each workload. Moreover, the training costs of our approach can be further reduced via instrumentation technique. (c) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码:41 / 51
页数:11
相关论文
共 37 条
[1]   SimpleScalar: An infrastructure for computer system modeling [J].
Austin, T ;
Larson, E ;
Ernst, D .
COMPUTER, 2002, 35 (02) :59-+
[2]  
Borkar S.Y., 2005, Platform 2015: Intel processor and platform evolution for the next decade
[3]  
Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI 10.1109/ISCA.2000.854380
[4]   Informed microarchitecture design space exploration using workload dynamics [J].
Cho, Chang-Burm ;
Zhang, Wangyuan ;
Li, Tao .
MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, :274-285
[5]  
Cook H, 2008, DES AUT CON, P960
[6]   A fast and elitist multiobjective genetic algorithm: NSGA-II [J].
Deb, K ;
Pratap, A ;
Agarwal, S ;
Meyarivan, T .
IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2002, 6 (02) :182-197
[7]   Microarchitectural design space exploration using an architecture-centric approach [J].
Dubach, Christophe ;
Jones, Timothy M. ;
O'Boyle, Michael F. P. .
MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, :262-273
[8]  
Eeckhout L, 2004, CONF PROC INT SYMP C, P350
[9]   Workload design: Selecting representative program-input pairs [J].
Eeckhout, L ;
Vandierendonck, H ;
De Bosschere, K .
2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2002, :83-94
[10]   A performance counter architecture for computing accurate CPI components [J].
Eyerman, Stijn ;
Eeckhout, Lieven ;
Karkhanis, Tejas ;
Smith, James E. .
ACM SIGPLAN NOTICES, 2006, 41 (11) :175-184