共 48 条
- [43] Power-dissipation driven FPGA place and route under timing constraints IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1999, 46 (05): : 634 - 637
- [45] Timing Driven Placement for Fault Tolerant Circuits Implemented on SRAM-Based FPGAs RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 85 - 96
- [47] TDP-ADMM: A Timing Driven Placement Approach for Superconductive Electronic Circuits Using Alternating Direction Method of Multipliers PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
- [48] Timing Yield and Reliability Improvement of Carbon Nano-tube FET Based Digital Circuits with Statistical Driven Correlation-aware Placement 2013 IEEE XXXIII INTERNATIONAL SCIENTIFIC CONFERENCE ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2013, : 160 - 164