Enhancing timing-driven FPGA placement for pipelined netlists

被引：0

作者：

Eguro, Ken ^{[1
]}

Hauck, Scott ^{[1
]}

机构：

[1] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA

来源：

2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2008年

关键词：

FPGA; placement; simulated annealing; timing-driven; pipelined;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

FPGA application developers often use pipelining, C-slowing and retiming to improve the performance of their designs. Unfortunately, registered netlists present a fundamentally different problem to CAD tools, potentially limiting the benefit of these techniques. In this paper we discuss some of the inherent issues pipelined netlists pose to existing timing-driven placement approaches. We then present two algorithmic modifications that reduce post-routing critical path delay by an average of 40%.

引用

页码：34 / 37

页数：4

共 48 条

[21] An analytical timing-driven placer for modern heterogeneous FPGAs
Lin, Zhifeng
Chen, Yilu
Xie, Yanyue
Chen, Chuandong
Yu, Jun
Chen, Jianli
JOURNAL OF SUPERCOMPUTING, 2025, 81 (01)
[22] Timing-driven global routing with efficient buffer insertion
Xu, JY
Hong, XL
Jing, T
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (11) : 3188 - 3195
[23] Timing-driven floorplanning algorithm for Building Block Layout
Kong, TM
Hong, XL
FOURTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN AND COMPUTER GRAPHICS, 1996, 2644 : 477 - 482
[24] Routability-Driven FPGA Placement Contest
Yang, Stephen
Gayasen, Aman
Mulpuri, Chandra
Reddy, Sainath
Aggarwal, Rajat
PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), 2016, : 139 - 143
[25] A timing-driven block placer based on sequence pair model
Huang, G
Hong, XL
Qiao, CG
Cai, YC
PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 249 - 252
[26] Timing driven genetic placement
Sait, SM
Youssef, H
Nassar, K
Benten, MST
COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1999, 14 (01): : 3 - 14
[27] Comparative Analysis of Effectiveness of Two Timing-Driven Design Approaches
Meyerov, Iosif
Kamaev, Andrey
Kornyakov, Kirill
Zhivoderov, Artem
METHODS AND TOOLS OF PARALLEL PROGRAMMING MULTICOMPUTERS, 2010, 6083 : 277 - +
[28] An efficient hierarchical timing-driven Steiner tree algorithm for global routing
Xu, JY
Hong, XL
Jing, T
Cai, Y
Gu, J
INTEGRATION-THE VLSI JOURNAL, 2003, 35 (02) : 69 - 84
[29] Fast timing driven placement using tabu search
Emmert, JM
Bhatia, D
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 302 - 305
[30] ICCAD-2014 CAD Contest in Incremental Timing-driven Placement and Benchmark Suite Special Session Paper: CAD Contest
Kim, Myung-Chul
Hu, Jin
Viswanathan, Natarajan
2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 361 - 366

← 1 2 3 4 5 →