Enhancing timing-driven FPGA placement for pipelined netlists

被引：0

作者：

Eguro, Ken ^{[1
]}

Hauck, Scott ^{[1
]}

机构：

[1] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA

来源：

2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2008年

关键词：

FPGA; placement; simulated annealing; timing-driven; pipelined;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

FPGA application developers often use pipelining, C-slowing and retiming to improve the performance of their designs. Unfortunately, registered netlists present a fundamentally different problem to CAD tools, potentially limiting the benefit of these techniques. In this paper we discuss some of the inherent issues pipelined netlists pose to existing timing-driven placement approaches. We then present two algorithmic modifications that reduce post-routing critical path delay by an average of 40%.

引用

页码：34 / 37

页数：4

共 48 条

[1] Timing-Driven Simulated Annealing for FPGA Placement in Neural Network Realization
Yu, Le
Guo, Baojin
ELECTRONICS, 2023, 12 (17)
[2] A Flat Timing-Driven Placement Flow for Modern FPGAs
Martin, Timothy
Maarouf, Dani
Abuowaimer, Ziad
Alhyari, Abeer
Grewal, Gary
Areibi, Shawki
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
[3] A Parallel Algorithm Based On OpenMP plus STM for FPGA Timing-Driven Placement
Zhang, Jia-qi
Lv, Hui-juan
Tan, Li-bo
Pan, Tao-tao
COMPUTER SCIENCE AND TECHNOLOGY (CST2016), 2017, : 1185 - 1193
[4] Timing-driven placement by grid-warping
Xiu, Z
Rutenbar, RA
42nd Design Automation Conference, Proceedings 2005, 2005, : 585 - 590
[5] An Analytical Timing-Driven Algorithm for Detailed Placement
Monteiro, Jucemar
Flach, Guilherme
Johann, Marcelo
Guntzel, Jose L. A.
2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
[6] Scalable and Deterministic Timing-Driven Parallel Placement for FPGAs
Wang, Chris
Lemieux, Guy G. F.
FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 153 - 162
[7] Two Approaches for Timing-Driven Placement by Lagrangian Relaxation
Wu, Gang
Chu, Chris
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (12) : 2093 - 2105
[8] Individual wire-length prediction with application to timing-driven placement
Liu, QH
Hu, B
Marek-Sadowska, M
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (10) : 1004 - 1014
[9] Tight integration of timing-driven synthesis and placement of parallel multiplier circuits
Shin, K
Kim, T
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (07) : 766 - 775
[10] Timing-driven partitioning-based placement for Island Style FPGAs
Maidee, P
Ababei, C
Bazargan, K
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (03) : 395 - 406

← 1 2 3 4 5 →