A SPICE-Compatible Model of MOS-Type Graphene Nano-Ribbon Field-Effect Transistors Enabling Gate-and Circuit-Level Delay and Power Analysis Under Process Variation

被引：56

作者：

Chen, Ying-Yu ^{[1
]}

Sangai, Amit ^{[1
]}

Rogachev, Artem ^{[1
]}

Gholipour, Morteza ^{[2
]}

Iannaccone, Giuseppe ^{[3
]}

Fiori, Gianluca ^{[3
]}

Chen, Deming ^{[1
]}

机构：

[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA

[2] Univ Tehran, Sch Elect & Comp Engn, Adv VLSI Lab, Tehran 14174, Iran

[3] Univ Pisa, Dipartimento Ingn Informaz, I-56126 Pisa, Italy

来源：

IEEE TRANSACTIONS ON NANOTECHNOLOGY | 2015年 / 14卷 / 06期

关键词：

Graphene; graphene nano-ribbon; GNRFET; transistor; SPICE; model; CARBON-NANOTUBE; INCLUDING NONIDEALITIES; TECHNOLOGY; SIMULATION; CONTACTS;

D O I：

10.1109/TNANO.2015.2469647

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the first parameterized SPICE-compatible compact model of a graphene nano-ribbon field-effect transistor (GNRFET) with doped reservoirs, also known as MOS-type GNRFET. The current and charge models closely match numerical TCAD simulations. In addition, process variation in transistor dimension, line edge roughness, and doping level in the reservoirs are accurately modeled. Our model provides a means to analyze delay and power of graphene-based circuits under process variation, and offers design and fabrication insights for graphene circuits in the future. We show that line edge roughness severely degrades the advantages of GNRFET circuits; however, GNRFET is still a good candidate for low-power applications.

引用

页码：1068 / 1082

页数：15

共 37 条

[11] A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part II: Full device model and circuit performance benchmarking [J].

Deng, Jie ;

Wong, H. -S. Philip .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) :3195-3205

[12] A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part I: Model of the intrinsic channel region [J].

Deng, Jie ;

Wong, H. -S. Philip .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) :3186-3194

[13]

Drego Nigel, 2008, 2008 IEEE Asian Solid-State Circuits Conference, P393, DOI 10.1109/ASSCC.2008.4708810

[14] Simulation of graphene nanoribbon field-effect transistors [J].

Fiori, Gianluca ;

Iannaccone, Giuseppe .

IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) :760-762

[15] Implementation of Tunneling Phenomena in a CNTFET Compact Model [J].

Fregonese, Sebastien ;

Maneux, Cristell ;

Zimmer, Thomas .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (10) :2224-2231

[16] On Device Modeling for Circuit Simulation With Application to Carbon-Nanotube and Graphene Nano-Ribbon Field-Effect Transistors [J].

Hajj, Ibrahim N. .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (03) :495-499

[17]

Henry MB, 2012, IEEE INT SYMP CIRC S, P2521, DOI 10.1109/ISCAS.2012.6271815

[18] Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics [J].

Javey, A ;

Guo, J ;

Farmer, DB ;

Wang, Q ;

Wang, DW ;

Gordon, RG ;

Lundstrom, M ;

Dai, HJ .

NANO LETTERS, 2004, 4 (03) :447-450

[19] Aligned graphene nanoribbons and crossbars from unzipped carbon nanotubes [J].

Jiao, Liying ;

Zhang, Li ;

Ding, Lei ;

Liu, Jie ;

Dai, Hongjie .

NANO RESEARCH, 2010, 3 (06) :387-394

[20] Transfer-Free Batch Fabrication of Single Layer Graphene Transistors [J].

Levendorf, Mark P. ;

Ruiz-Vargas, Carlos S. ;

Garg, Shivank ;

Park, Jiwoong .

NANO LETTERS, 2009, 9 (12) :4479-4483

← 1 2 3 4 →