Innovative methodology to extract dynamic compact thermal models: Application to power devices

被引:2
作者
Azoui, Toufik [1 ,2 ]
Tounsi, Patrick [1 ,2 ]
Dorkel, Jean-Marie [1 ,2 ]
机构
[1] LAAS CNRS, F-31077 Toulouse 4, France
[2] Univ Toulouse, UPS, INSA, INP,ISAE,LAAS, F-31077 Toulouse, France
关键词
Dynamic compact thermal model (DCTM); Boundary condition independent (BCI); Optimization; VHDL-AMS; Power devices; ULTRA-LOW; PACKAGES; MOSFET;
D O I
10.1016/j.mejo.2011.09.005
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a new and innovative methodology for power components manufacturers to generate accurate boundary condition independent dynamic Compact Thermal Models ("BCI" DCTMs). The originality of this methodology is summarized by taking into account the thermal behavior of electronic components containing several cooling surfaces, and representing the non-linear properties of materials, while keeping a simple and recurring structure of generated models. Moreover, the proposed method makes it possible to obtain DCTMs with a limited number of measurements or 3D thermal simulations. The methodology to construct the DCTM is based on the construction of an equivalent thermal RC network The precision of the RC thermal network is improved using variable resistances and capacitances related to the heat fluxes so that the compact model can adapt automatically with boundary conditions. (C) 2011 Elsevier Ltd. All rights reserved.
引用
收藏
页码:642 / 648
页数:7
相关论文
共 11 条
  • [1] Habra W., 2006, P THERMINIC2006 NIC
  • [2] Experimental behavior of single-chip IGBT and COOLMOS devices under repetitive short-circuit conditions
    Lefebvre, S
    Khatir, Z
    Saint-Eve, F
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (02) : 276 - 283
  • [3] A SIMPLEX-METHOD FOR FUNCTION MINIMIZATION
    NELDER, JA
    MEAD, R
    [J]. COMPUTER JOURNAL, 1965, 7 (04) : 308 - 313
  • [4] Dynamic compact thermal models with multiple power sources:: Application to an ultrathin chip stacking technology
    Palacín, J
    Salleras, M
    Samitier, J
    Marco, S
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (04): : 694 - 703
  • [5] Rencz M, 2002, EL PACKAG TECH CONF, P293, DOI 10.1109/EPTC.2002.1185686
  • [6] A methodology for the generation of dynamic compact models of packages and heat sinks from thermal transient measurements
    Rencz, M
    Farkas, G
    Poppe, A
    Székely, V
    Courtois, B
    [J]. IEEE/CPMT/SEMI(R) 28TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2003, : 117 - 123
  • [7] Salleras M., 2006, P EUROSIME 2006 7 IN
  • [8] 3D electro-thermal investigations for reliability of ultra low ON state resistance power MOSFET
    Sauveplane, J. B.
    Tounsi, P.
    Scheid, E.
    Deram, A.
    [J]. MICROELECTRONICS RELIABILITY, 2008, 48 (8-9) : 1464 - 1467
  • [9] Smart 3-D finite-element modeling for the design of ultra-low on-resistance MOSFET
    Sauveplane, J. B.
    Tounsi, Patrick
    Deram, Alain
    Scheid, Emmanuel
    Chauffleur, Xavier
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (04): : 789 - 794
  • [10] A study of compact thermal model topologies in CFD for a flip chip plastic ball grid array package
    Shidore, S
    Adams, V
    Lee, TYT
    [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (02): : 191 - 198