Experimental and Numerical Investigation of Mechanical Properties of Electroplating Copper Filled in Through Silicon Vias

被引:12
|
作者
Wu, Wei [1 ]
Qin, Fei [1 ]
An, Tong [1 ]
Chen, Pei [1 ]
机构
[1] Beijing Univ Technol, Coll Mech Engn & Appl Elect Technol, Beijing 100124, Peoples R China
基金
中国国家自然科学基金;
关键词
Electroplating copper; finite-element method (FEM); mechanical properties; nanoindentation; through silicon vias (TSVs); INDENTATION; SIMULATION; INTERCONNECTS; LOAD;
D O I
10.1109/TCPMT.2015.2506202
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Mechanical properties of electroplating copper (Cu) filled in the through silicon vias (TSVs) are critically important in the reliability assessment of TSV packages. In order to obtain its mechanical properties, such as Young's modulus, hardness, and stress-strain relationship, wafers with TSVs are fabricated by a typical manufacturing process, and then nanoindentation tests are conducted to extract Young's modulus and the hardness of TSV-Cu. The 3-D finite-element method simulations of the nanoindentation tests are conducted to determine the power law stress-strain relationship of the TSV-Cu by an iteration algorithm in which the simulated maximum nanoindentation force is compared with that by tests. Finally, Young's modulus and the hardness of the TSV-Cu obtained are 155.47 and 2.47 GPa, respectively. In addition, the power law stress-strain relationship of the TSV-Cu is presented, in which the strain hardening exponent is 0.4892 and the yield stress is 47.91 MPa. This constitutive relationship can be used to compute stress, strain, and deformation in TSV packages.
引用
收藏
页码:23 / 30
页数:8
相关论文
共 50 条
  • [1] Improvement on Fully Filled Through Silicon Vias by Optimized Sputtering and Electroplating Conditions
    Zhao, Fei
    MATERIALS, 2019, 12 (22)
  • [2] MULTISCALE MODELS FOR ELECTROPLATING OF THROUGH SILICON VIAS
    Khoo, K. H.
    Lai MingRui
    Ramanarayan, H.
    Hongmei, J.
    Wu, S.
    Joshi, C. A.
    Mangipudi, K. R.
    Cheng, J. J.
    Quek, S. S.
    Wu, D. T.
    Sridhar, N.
    Bharathi, M. S.
    2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
  • [3] Numerical Simulation and Experimental Verification of Copper Plating with Different Additives for Through Silicon Vias
    Song, Chongshen
    Wu, Heng
    Jing, Xiangmeng
    Dai, Fengwei
    Yu, Daquan
    Wan, Lixi
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [4] Microstructure and Texture in Copper Filled Millimeter Scale Through Silicon Vias
    Kim, S-H
    Braun, T. M.
    Lee, H-J
    Moffat, T. P.
    Josell, D.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2022, 169 (03)
  • [5] MSA as a Supporting Electrolyte in Copper Electroplating for Filling of Damascene Trenches and Through Silicon Vias
    Cho, Sung Ki
    Kim, Myung Jun
    Kim, Jae Jeong
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2011, 14 (05) : D52 - D56
  • [6] Experimental Stress Characterization and Numerical Simulation for Copper Pumping Analysis of Through-Silicon Vias
    Liu, Xi
    Thadesar, Paragkumar A.
    Taylor, Christine L.
    Kunz, Martin
    Tamura, Nobumichi
    Bakir, Muhannad S.
    Sitaraman, Suresh K.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07): : 995 - 1001
  • [7] Fabrication and characteristics of through silicon vias interconnection by electroplating
    School of Advanced Materials Science and Engineering, Sungkyunkwan University, Suwon, Gyeonggi-do 440-746, Korea, Republic of
    不详
    Jpn. J. Appl. Phys., 1 PART 3
  • [8] Fabrication and Characteristics of Through Silicon Vias Interconnection by Electroplating
    Jang, Jae-Gwon
    Lim, Seung-Kyu
    Kim, Teak-You
    Kim, Nam-Jeong
    Suh, Su-Jeong
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (01)
  • [9] Protrusion of electroplated copper filled in through silicon vias during annealing process
    Chen, Si
    Qin, Fei
    An, Tong
    Chen, Pei
    Xie, Bin
    Shi, Xunqing
    MICROELECTRONICS RELIABILITY, 2016, 63 : 183 - 193
  • [10] Thermo-mechanical Reliability of Copper-filled and Polymer-filled Through Silicon Vias in 3D Interconnects
    Gao, Xiang
    Chen, Run
    Wang, Xuefang
    Luo, Xiaobing
    Liu, Sheng
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 2132 - 2137