Reliability Analysis of TSN Networks Under SEU Induced Soft Error Using Model Checking

被引:2
|
作者
Atallah, Ayman A. [1 ]
Hamad, Ghaith Bany [1 ]
Mohamed, Otmane Ait [1 ]
机构
[1] Concordia Univ, Dept Elect & Comp Engn, Montreal, PQ, Canada
关键词
Network Reliability; Single Event Upset; Time Aware Shaper; TSN Network; communication failure;
D O I
10.1109/latw.2019.8704633
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The fault-tolerance under Single Event Upset (SEU) is a crucial requirement for space and avionics applications due to the harsh radiation environment. The communication network is one of the components that can be affected by SEUs. Therefore, we are interested in the transmission reliability of Time-Sensitive Networking (TSN) under SEUs. TSN network allows deterministic Time-Triggered (TT) communication by introducing a new traffic shaper, namely, Time Aware Shaper (TAS). The TAS is configured to control the traffic flow based on the time and traffic class. Specifically, we inject the SEUs in the TAS. These configurations are stored in a list of entries, namely, Gate Control List (GCL). In this paper, we introduce a new framework to investigate the vulnerability of the TSN network to SEUs. This analysis allows the identification of SEU-induced communication failures in critical time-triggered traffic. The proposed framework introduces a Priced Timed Automata (PTA) model for TSN networks based on the network topology and traffic. The proposed model allows the injection of SEU propagation in Time Aware Shaper (TAS) configuration list. In particular, we investigate the impact of SEUs on the flow of TT traffic using model checking. The proposed analysis framework is carried out on two synthetic test cases in addition to a realistic case study from the space area based on the switched network in Orion Crew Exploration Vehicle (CEV). The main finding of this study is revealing a corner case in which multiple path redundancy fails to resile an SEU.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Soft Error Reliability Assessment of Neural Networks on Resource-constrained IoT Devices
    Abich, Geancarlo
    Gaya, Jonas
    Reis, Ricardo
    Ost, Luciano
    2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2020,
  • [32] A Probabilistic Model Checking Analysis of a Realistic Vehicular Networks Mobility Model
    Ferreira, Bruno
    Braz, Fernando A. F.
    Campos, Sergio V. A.
    FORMAL METHODS: FOUNDATIONS AND APPLICATIONS, SBMF 2014, 2015, 8941 : 113 - 129
  • [33] A software solution to estimate the SEU-induced soft error rate for systems implemented on SRAM-based FPGAs
    Wang Zhongming
    Yao Zhibin
    Guo Hongxia
    Lu Min
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (05)
  • [34] Probabilistic model checking for reliability and safety analysis of a flexible manufacturing cell
    Zhang, Ding
    Zhang, Yingjie
    Yu, Mingrang
    SAFETY, RELIABILITY AND RISK ANALYSIS: BEYOND THE HORIZON, 2014, : 3063 - 3069
  • [35] EFFECT OF MODEL ERROR ON RELIABILITY ANALYSIS OF SURFACE CRACKS
    Ibrahim, Mahmoud
    Doucette, Karmun
    Hassanien, Sherif
    Langer, Doug
    PROCEEDINGS OF THE 12TH INTERNATIONAL PIPELINE CONFERENCE, 2018, VOL 2, 2018,
  • [36] Team Error Analysis in a Digitalized Control Room by Using a Novel Crew Reliability Model
    Yang, Chih-Wei
    Yenn, Tzu-Chung
    Lin, Chiuhsiang Joe
    HUMAN FACTORS AND ERGONOMICS IN MANUFACTURING & SERVICE INDUSTRIES, 2011, 21 (04) : 429 - 439
  • [37] Soft error rate analysis based on multiple sensitive volume model using PHITS
    Abe, Shin-ichiro
    Sato, Tatsuhiko
    JOURNAL OF NUCLEAR SCIENCE AND TECHNOLOGY, 2016, 53 (03) : 451 - 458
  • [38] Race Analysis for SystemC Using Model Checking
    Blanc, Nicolas
    Kroening, Daniel
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2010, 15 (03)
  • [39] Soft error rate analysis for combinational logic using an accurate electrical masking model
    Wang, Feng
    Xie, Yuan
    Rajaraman, R.
    Vaidyanathan, B.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 165 - +
  • [40] Soft Error Rate Analysis for Combinational Logic Using an Accurate Electrical Masking Model
    Wang, Feng
    Xie, Yuan
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2011, 8 (01) : 137 - 146