.2.4 GHz divide-by-256∼271 single-ended frequency divider in standard 0.35-μm CMOS technology

被引:0
作者
Tseng, Sheng-Che [1 ]
Meng, Chinchun [1 ]
Li, Shao-Yu [1 ]
Su, Jen-Yi [1 ]
Huang, Guo-Wei [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Commun Engn, Hsinchu 300, Taiwan
来源
2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5 | 2005年
关键词
prescaler; CMOS; single-ended; current mode logic; divide-by-4/5;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper demonstrates a low-cost 2.4 GHz single-ended frequency divider with the divide-by-value from 256 to 271 in standard 0.35-um 2P4M CMOS technology. This frequency divider is composed of a synchronous CML divide-by4/5 prescaler, an asynchronous TSPC TFF divide-by-64 divider and digital control circuitry. This proposed divider is single-ended and compatible to the single-ended low-phase-noise Colpitts VCO. The operating frequency range of the divider is from 400 MHz to 2.9 GHz. Most of input sensitivity levels are about -10 dBm and the lowest level is -25 dBm at 2.4 GHz. Its core power consumption is about 28 mW. The chip size is 1.20.7 mm(2).
引用
收藏
页码:856 / 859
页数:4
相关论文
共 5 条
[1]  
APARICIIO R, 2002, 2002 ISSCC S 3 7 FEB, V1, P288
[2]   A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC) [J].
Soares, JN ;
Van Noije, WAM .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (01) :97-102
[3]   A 15 GHz 256/257 dual-modulus prescaler in 120 nm CMOS [J].
Wohlmuth, HD ;
Kehrer, D .
ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, :77-80
[4]   New dynamic flip-flops for high-speed dual-modulus prescaler [J].
Yang, CY ;
Dehng, GK ;
Hsu, JM ;
Liu, SI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) :1568-1571
[5]   HIGH-SPEED CMOS CIRCUIT TECHNIQUE [J].
YUAN, J ;
SVENSSON, C .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (01) :62-70