VLSI implementation of a CMOS power supply from electromagnetic waves

被引：0

作者：

Touqan, RK ^{[1
]}

Ali, HH ^{[1
]}

机构：

[1] Arab Acad Sci & Technol, Alexandria, Egypt

来源：

PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3 | 2003年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel method for supplying power by using the power In the surrounding electromagnetic waves Is presented in this paper. This Idea has been developed In order to offer long life power supply with minimum cost. A circuit model of the power supply from the electromagnetic waves Is presented, and an output power of 0.1 mW was obtained. The VLSI technology can be used to built the model. The main and unique feature of this method Is to generate output voltages from the micro currents drained by the antenna. As well, an introduction to basic principles of this Idea, and Its output features Is discussed.

引用

页码：1524 / 1527

页数：4

共 50 条

[41] VLSI CMOS TECHNOLOGY FOR LOW-POWER SENSOR APPLICATIONS
SMAYLING, MC
SOLID STATE IONICS, 1989, 34 (1-2) : 121 - 125
[42] Basic experimentation on accuracy of power estimation for CMOS VLSI circuits
Ishihara, T
Yasuura, H
1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 117 - 120
[43] Dynamic circuits for CMOS and BiCMOS low power VLSI design
Zhu, Z
Carlson, BS
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 197 - 200
[44] A Circuit Technique for Leakage Power reduction in CMOS VLSI Circuits
Nandyala, Venkata Ramakrishna
Mahapatra, Kamala Kanta
2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
[45] Experimental analysis of power estimation models of CMOS VLSI circuits
Ishihara, T
Yasuura, H
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (03) : 480 - 486
[46] Machine Learning Based Power Estimation for CMOS VLSI Circuits
Govindaraj, V
Arunadevi, B.
APPLIED ARTIFICIAL INTELLIGENCE, 2021, 35 (13) : 1043 - 1055
[47] VLSI scaling methods and low power CMOS buffer circuit
Sharma, Vijay Kumar
Pattanaik, Manisha
JOURNAL OF SEMICONDUCTORS, 2013, 34 (09)
[48] SUSCEPTIBILITY OF CMOS IC DEVICES UNDER NARROW-BAND HIGH POWER ELECTROMAGNETIC WAVES BY MAGNETRON
Hong, J. I.
Hwang, S. M.
Huh, C. S.
JOURNAL OF ELECTROMAGNETIC WAVES AND APPLICATIONS, 2009, 23 (5-6) : 571 - 582
[49] VLSI implementation of a low-power antilogarithmic converter
Abed, KH
Siferd, RE
IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (09) : 1221 - 1228
[50] VLSI Implementation of Low Power Scan Based Testing
Ukey, Shashank
Rathkanthiwar, Shubhangi
Kakde, Sandeep
2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 866 - 870

← 1 2 3 4 5 →