VLSI implementation of a CMOS power supply from electromagnetic waves

被引：0

作者：

Touqan, RK ^{[1
]}

Ali, HH ^{[1
]}

机构：

[1] Arab Acad Sci & Technol, Alexandria, Egypt

来源：

PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3 | 2003年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel method for supplying power by using the power In the surrounding electromagnetic waves Is presented in this paper. This Idea has been developed In order to offer long life power supply with minimum cost. A circuit model of the power supply from the electromagnetic waves Is presented, and an output power of 0.1 mW was obtained. The VLSI technology can be used to built the model. The main and unique feature of this method Is to generate output voltages from the micro currents drained by the antenna. As well, an introduction to basic principles of this Idea, and Its output features Is discussed.

引用

页码：1524 / 1527

页数：4

共 50 条

[31] Single-amplifier CNN cell suitable for VLSI CMOS implementation
Univ of Belgrade, Belgrade, Yugoslavia
Int J Circuit Theory Appl, 6 (649-655):
[32] COMPUTATION OF POWER SUPPLY NETS IN VLSI LAYOUT.
Rothermel, H.J.
Mlynski, D.A.
Proceedings - Design Automation Conference, 1981, : 37 - 42
[33] POWER-SUPPLY CURRENT DIAGNOSIS OF VLSI CIRCUITS
FRENZEL, JF
IEEE TRANSACTIONS ON RELIABILITY, 1994, 43 (01) : 30 - 38
[34] Experimental electromagnetic compatibility of conducted electromagnetic interferences from an IGBT and a MOSFET in the power supply
Lahlaci, M. E.
Miloudi, M.
Miloudi, H.
ELECTRICAL ENGINEERING & ELECTROMECHANICS, 2024, (03) : 38 - 43
[35] Submicron CMOS transient test structure for low power VLSI
Lee, M
1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 759 - 762
[36] Low-power encodings for global communication in CMOS VLSI
Stan, MR
Burleson, WP
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) : 444 - 455
[37] VLSI scaling methods and low power CMOS buffer circuit
Vijay Kumar Sharma
Manisha Pattanaik
Journal of Semiconductors, 2013, 34 (09) : 96 - 103
[38] Statistical Estimation of Leakage Power Bounds in CMOS VLSI Circuits
Bountas, Dimitrios
Evmorfopoulos, Nestor
Dimitriou, George
Dadaliaris, Antonios
Floros, George
Stamoulis, Georgios
25TH PAN-HELLENIC CONFERENCE ON INFORMATICS WITH INTERNATIONAL PARTICIPATION (PCI2021), 2021, : 312 - 317
[39] Nonparametric estimation of average power dissipation in CMOS VLSI circuits
Yuan, LP
Teng, CC
Kang, SM
PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 225 - 228
[40] VLSI scaling methods and low power CMOS buffer circuit
Vijay Kumar Sharma
Manisha Pattanaik
Journal of Semiconductors, 2013, (09) : 96 - 103

← 1 2 3 4 5 →