VerMI: Verification Tool for Masked Implementations

被引:0
作者
Arribas, Victor [1 ]
Nikova, Svetla [1 ]
Rijmen, Vincent [1 ]
机构
[1] Katholieke Univ Leuven, Imec COSIC, Leuven, Belgium
来源
2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2018年
基金
欧盟地平线“2020”;
关键词
VerMI; Masking; Side-Channel Analysis; Glitches; Formal Verification; Logic Simulator; Non-completeness; Uniformity;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Masking is a widely used countermeasure against Side-Channel Attacks, nonetheless, the implementation of these countermeasures is challenging. Experimental security evaluation requires special equipment, a considerable amount of time, and extensive technical knowledge. Therefore, to automate and to speed up this process, a formal verification can be performed to asses the security of a design. In this work we present VerMI, a verification tool in the form of a logic simulator that checks the properties defined in Threshold Implementations to address the security of a hardware implementation for meaningful orders of security. The tool is designed so that any masking scheme can be evaluated. It accepts combinational and sequential logic and is able to analyze an entire cipher in short time. With the tool we have managed to spot a flaw in the round-based KECCAK implementation by Gross et al., published in DSD 2017.
引用
收藏
页码:381 / 384
页数:4
相关论文
共 21 条
  • [1] [Anonymous], CHES
  • [2] [Anonymous], 2003, CRYPTO
  • [3] [Anonymous], 2 SHA 3 CAND C
  • [4] Arribas V., 2018, IACR TCHES
  • [5] Barthe G., 2015, EUROCRYPT
  • [6] Becker G.T., 2013, P INT CRYPT MOD C GA
  • [7] Bertoni G., 2016, SPACE
  • [8] Bilgin B., 2014, CARDIS
  • [9] Bilgin Begul, 2014, ASIACRYPT
  • [10] Bloem R., 2018, EUROCRYPT