Direct Multichip-to-Wafer 3D Integration Technology Using Flip-Chip Self-Assembly of NCF-Covered Known Good Dies

被引:0
作者
Ito, Yuka [1 ]
Murugesan, Mariappan [2 ]
Fukushima, Takafumi [2 ]
Lee, Kang-Wook [2 ]
Choki, Koji
Tanaka, Tetsu [1 ,3 ]
Koyanagi, Mitsumasa [2 ]
机构
[1] Tohoku Univ, Grad Sch Engn, Dept Bioengn & Robot, Aoba Ku, Sendai, Miyagi 9808579, Japan
[2] Tohoku Univ, New Ind Creat Hatchery Ctr, Sendai, Miyagi 9808579, Japan
[3] Tohoku Univ, Grad Sch Biomed Engn, Dept Biomed Engn, Sendai, Miyagi 9808579, Japan
来源
2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2014年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrated surface tension-driven self-assembly and microbump bonding using NCF (non-conductive film)-covered chips with Cu/Sn-Ag microbumps for high-throughput and high-yield direct multichip-to-wafer 3D integration. The NCF is a promising candidate to completely fill gaps between fine-pitch microbumps, and is essential for realizing highly-reliable microbump-to-microbump interconnections. Here, by applying the self-assembly method with strong water surface tension, the NCF-covered chips were precisely aligned to hydrophilic assembly sites defined on host Si substrates in a face-down manner with alignment accuracies of approximately 1 mu m. The self-assembled chips having Cu/Sn-Ag microbumps covered with NCF were thermally compressed to obtain electrical joints between the chips and substrate after the self-assembly process. The resulting daisy chains showed good electrical characteristics with contact resistance of 53 m Omega/joint.
引用
收藏
页码:1148 / 1153
页数:6
相关论文
共 37 条
[31]   Alternative approach in 3D MEMS-IC integration using fluidic self-assembly techniques [J].
Chapuis, Y. A. ;
Debray, A. ;
Jalabert, L. ;
Fujita, H. .
JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2009, 19 (10)
[32]   Reconfigured-Wafer-to-Wafer 3-D Integration Using Parallel Self-Assembly of Chips With Cu-SnAg Microbumps and a Nonconductive Film [J].
Fukushima, Takafumi ;
Bea, Jichoel ;
Kino, Hisashi ;
Nagai, Chisato ;
Murugesan, Mariappan ;
Hashiguchi, Hideto ;
Lee, Kang-Wook ;
Tanaka, Tetsu ;
Koyanagi, Mitsumasa .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (02) :533-539
[33]   Challenges of High-Robustness Self-Assembly with Cu/Sn-Ag Microbump Bonding for Die-to-Wafer 3D Integration [J].
Suzuki, Taku ;
Asami, Kazushi ;
Kitamura, Yasuhiro ;
Fukushima, Takafumi ;
Nagai, Chisato ;
Bea, Jichoel ;
Sato, Yutaka ;
Murugesan, Mariappan ;
Lee, Kang-wook ;
Koyanagi, Mitsumasa .
2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, :342-347
[34]   Uneven-Topography-Chip Packing Approach Using Double-Self-Assembly Technology for 3-D Heterogeneous Integration [J].
Shen, Wen-Wei ;
Chang, Hsiao-Chun ;
Yang, Yu-Tao ;
Hu, Yu-Chen ;
Chen, Kuan-Neng .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (02) :310-316
[35]   3D Volumetric Ultrasound Imaging with a 32x32 CMUT Array Integrated with Front-End ICs Using Flip-Chip Bonding Technology [J].
Bhuyan, Anshuman ;
Choe, Jung Woo ;
Lee, Byung Chul ;
Wygant, Ira ;
Nikoozadeh, Amin ;
Oralkan, Omer ;
Khuri-Yakub, Butrus T. .
2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 :396-+
[36]   Reconfigured multichip-on-wafer (mCoW) Cu/oxide hybrid bonding technology for ultra-high density 3D integration using recessed oxide, thin glue adhesive, and thin metal capping layers [J].
Lee, K. W. ;
Nagai, C. ;
Nakamura, A. ;
Aizawa, H. ;
Bea, J. C. ;
Koyanagi, M. ;
Hashiguchi, H. ;
Fukushima, T. ;
Tanaka, T. .
2015 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC 2015), 2015,
[37]   Liquid Surface Tension-Driven Chip Self-Assembly Technology with Cu-Cu Hybrid Bonding for High-Precision and High-Throughput 3D Stacking of DRAM [J].
Zehua, Du ;
Kikuchi, Hiroshi ;
Hishinuma, Hayato ;
Murugesan, Mariappan ;
Tanaka, Tetsu ;
Fukushima, Takafumi .
PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, :1335-1341