Direct Multichip-to-Wafer 3D Integration Technology Using Flip-Chip Self-Assembly of NCF-Covered Known Good Dies

被引:0
作者
Ito, Yuka [1 ]
Murugesan, Mariappan [2 ]
Fukushima, Takafumi [2 ]
Lee, Kang-Wook [2 ]
Choki, Koji
Tanaka, Tetsu [1 ,3 ]
Koyanagi, Mitsumasa [2 ]
机构
[1] Tohoku Univ, Grad Sch Engn, Dept Bioengn & Robot, Aoba Ku, Sendai, Miyagi 9808579, Japan
[2] Tohoku Univ, New Ind Creat Hatchery Ctr, Sendai, Miyagi 9808579, Japan
[3] Tohoku Univ, Grad Sch Biomed Engn, Dept Biomed Engn, Sendai, Miyagi 9808579, Japan
来源
2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2014年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrated surface tension-driven self-assembly and microbump bonding using NCF (non-conductive film)-covered chips with Cu/Sn-Ag microbumps for high-throughput and high-yield direct multichip-to-wafer 3D integration. The NCF is a promising candidate to completely fill gaps between fine-pitch microbumps, and is essential for realizing highly-reliable microbump-to-microbump interconnections. Here, by applying the self-assembly method with strong water surface tension, the NCF-covered chips were precisely aligned to hydrophilic assembly sites defined on host Si substrates in a face-down manner with alignment accuracies of approximately 1 mu m. The self-assembled chips having Cu/Sn-Ag microbumps covered with NCF were thermally compressed to obtain electrical joints between the chips and substrate after the self-assembly process. The resulting daisy chains showed good electrical characteristics with contact resistance of 53 m Omega/joint.
引用
收藏
页码:1148 / 1153
页数:6
相关论文
共 37 条
  • [21] 3D Memory Chip Stacking by Multi-Layer Self-Assembly Technology
    Fukushima, T.
    Bea, J.
    Murugesan, M.
    Son, H. -Y.
    Sun, M. -S.
    Byun, K. -Y.
    Kim, N. -S.
    Lee, K. -W.
    Koyanagi, M.
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [22] Self-Assembly process for 3D Die-to-Wafer using direct bonding: A step forward toward process automatisation
    Jouve, Amandine
    Sanchez, Loic
    Castan, Clement
    Laugier, Maxence
    Rolland, Emmanuel
    Montmayeul, Brigitte
    Franiatte, Remi
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 225 - 234
  • [23] Collective Die-to-Wafer Self-Assembly for High Alignment Accuracy and High Throughput 3D Integration
    Bond, Alice
    Bourjot, Emilie
    Borel, Stephan
    Enot, Thierry
    Montmeat, Pierre
    Sanchez, Loic
    Fournel, Frank
    Swan, Johanna
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 168 - 176
  • [24] Self-Assembly and Electrostatic Carrier Technology for Via-Last TSV Formation Using Transfer Stacking-Based Chip-to-Wafer 3-D Integration
    Hashiguchi, Hideto
    Fukushima, Takafumi
    Hashimoto, Hiroyuki
    Bea, Ji-Cheol
    Murugesan, Mariappan
    Kino, Hisashi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) : 5065 - 5072
  • [25] 3-D large-scale IC/MEMS co-integration using liquid solder for flip-chip assembly
    Chapuis, Y. -A.
    Debray, A.
    Fujita, H.
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 88 - +
  • [26] 3D Integration Using Self-Assembly at Air-Water-Solid Interface
    Park, Kwang Soon
    Varel, Cagdas
    Hoo, Ji Hao
    Baskaran, Rajashree
    Boehringer, Karl F.
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2014, 23 (03) : 579 - 584
  • [27] Temporary Spin-on Glass Bonding Technologies for Via-Last/Backside-Via 3D Integration Using Multichip Self-Assembly
    Hashiguchi, H.
    Fukushima, T.
    Noriki, A.
    Kino, H.
    Lee, K. -W.
    Tanaka, T.
    Koyanagi, M.
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 856 - 861
  • [28] Self-Assembly Technologies with High-Precision Chip Alignment and Fine-Pitch Microbump Bonding for Advanced Die-to-Wafer 3D Integration
    Fukushima, T.
    Ohara, Y.
    Murugesan, M.
    Bea, J. -C.
    Lee, K. -W.
    Tanaka, T.
    Koyanagi, M.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 2050 - 2055
  • [29] Surface-Tension Driven Self-Assembly for VCSEL Chip Bonding to Achieve 3D and Hetero Integration
    Ito, Y.
    Fukushima, T.
    Lee, K. -W.
    Choki, K.
    Tanaka, T.
    Koyanagi, M.
    2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 15 - 15
  • [30] High density chip-to-wafer integration using self-assembly: on the performances of directly interconnected structures made by direct copper/oxyde bonding
    Mermoz, S.
    Sanchez, L.
    Di Cioccio, L.
    Berthier, J.
    Deloffre, E.
    Coudrain, P.
    Fretigny, C.
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 162 - 167