High Speed Data Converters and Their Applications in Optical Communication System

被引：0

作者：

Cui, Delong ^{[1
]}

Cao, Jun ^{[1
]}

Nazemi, Ali ^{[1
]}

He, Tim ^{[1
]}

Li, Guansheng ^{[1
]}

Catli, Burak ^{[1
]}

Hu, Kangmin ^{[1
]}

Zhang, Heng ^{[1
]}

Rhew, Ben ^{[1
]}

Sheng, Shiwei ^{[1
]}

Shim, Yonghyun ^{[1
]}

Zhang, Bo ^{[1
]}

Momtaz, Afshin ^{[1
]}

机构：

[1] Broadcom Ltd, San Jose, CA 95131 USA

来源：

2017 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS) | 2017年

关键词：

CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The rapid growth of data center traffic, driven by cloud technology adoption, has propelled the development of a variety of spectrally efficient modulation formats, such as 4-level pulse amplitude modulation (PAM4), quadrature phase shift keying (QPSK) and quadrature amplitude modulation (QAM). High speed CMOS DSP-based transceivers provide complex equalization scheme to compensate for the channel loss as well as the nonlinearity impairments introduced by chromatic and polarization dispersion. The recent development of ultra-high speed data converters has been a key enabling technology converting data signal between analog and digital domain, which has shaped the traditional communication transceiver systems. This paper covers the advancement of CMOS data converter technology and its wide application, as well as the future development and trend.

引用

页数：4

共 50 条

[31] Optimization of High-Speed CMOS Optical Modulators with Interleaved Junctions
Cheian, Dinis
Alloatti, Luca
Ram, Rajeev J.
PROCEEDINGS OF THE 25TH BIENNIAL LESTER EASTMAN CONFERENCE ON HIGH PERFORMANCE DEVICES (LEC), 2016, : 1 - 3
[32] Design of high-speed clock and data recovery circuits
Tan Kok-Siang
Mohd-Shahiman Sulaiman
Chuah Hean-Teik
Manoj Sachdev
Analog Integrated Circuits and Signal Processing, 2007, 52 : 15 - 23
[33] A low power and high speed approximate adder for image processing applications
Narmadha, G.
Deivasigamani, S.
Balasubadra, K.
Selvaraj, M.
JOURNAL OF ENGINEERING RESEARCH, 2022, 10 (1A): : 150 - 160
[34] A Fully Integrated and Reconfigurable Architecture for Coherent Self-Testing of High Speed Analog-to-Digital Converters
Santin, Edinei
Oliveira, Luis B.
Nowacki, Blazej
Goes, Joao
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (07) : 1531 - 1541
[35] Development of CMOS integrated optical receiver for short-range data communication
Kuwabara, K
Matsumoto, Y
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2004, 87 (12): : 10 - 18
[36] A Ka-Band CMOS Voltage Controlled Oscillator for High Speed Wireless Communication
Huang, Zhe-Yang
WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, VOLS 1 AND 2, 2010, : 844 - 846
[37] Tehrahertz CMOS Design for Low-Power and High-Speed Wireless Communication
Fujishima, Minoru
Amakawa, Shuhei
Takano, Kyoya
Katayama, Kosuke
Yoshida, Takeshi
IEICE TRANSACTIONS ON ELECTRONICS, 2015, E98C (12): : 1091 - 1104
[38] High speed low power FEE for silicon detectors in nuclear physics applications
Gomez-Galan, J. A.
Lopez-Ahumada, R.
Sanchez-Rodriguez, T.
Sanchez-Raya, M.
Jimenez, R.
Martel, I.
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2013, 714 : 155 - 162
[39] A 33 mW 12.5 Gbps BiCMOS transmitter for high speed backplane applications
Abugharbieh, Khaldoon
Koh, Yongseon
Krishnan, Shoba
Mohan, Jitendra
MICROELECTRONICS JOURNAL, 2014, 45 (01) : 110 - 118
[40] Uncooled nanoscale infrared high-speed sensors for missile seeker applications
Kislov, Nikolai
Sarehraz, Mohammad
Stefanakos, Elias
INFRARED TECHNOLOGY AND APPLICATIONS XXXIII, 2007, 6542

← 1 2 3 4 5 →