Work Function Adjustment by Using Dipole Engineering for TaN-Al2O3-Si3N4-HfSiOx-Silicon Nonvolatile Memory

被引:1
作者
Lin, Yu-Hsien [1 ]
Yang, Yi-Yun [1 ]
机构
[1] Natl United Univ, Dept Elect Engn, Miaoli 36003, Taiwan
关键词
TaN-Al2O3-HfSiOx-SiO2-Silicon (TAHOS); nonvolatile memory (NVM); dipole engineering; work function; HIGH-K DIELECTRICS; FLASH MEMORY; GENERATION; SILICON; LOGIC; OXIDE;
D O I
10.3390/ma8085112
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
This paper presents a novel TaN-Al2O3-HfSiOx-SiO2-silicon (TAHOS) nonvolatile memory (NVM) design with dipole engineering at the HfSiOx/SiO2 interface. The threshold voltage shift achieved by using dipole engineering could enable work function adjustment for NVM devices. The dipole layer at the tunnel oxide-charge storage layer interface increases the programming speed and provides satisfactory retention. This NVM device has a high program/erase (P/E) speed; a 2-V memory window can be achieved by applying 16 V for 10 s. Regarding high-temperature retention characteristics, 62% of the initial memory window was maintained after 10(3) P/E-cycle stress in a 10-year simulation. This paper discusses the performance improvement enabled by using dipole layer engineering in the TAHOS NVM.
引用
收藏
页码:5112 / 5120
页数:9
相关论文
共 30 条
  • [1] [Anonymous], P IEEE INT EL DEV M
  • [2] Analysis of TANOS Memory Cells With Sealing Oxide Containing Blocking Dielectric
    Beug, M. Florian
    Melde, Thomas
    Czernohorsky, Malte
    Hoffmann, Raik
    Paul, Jan
    Knoefler, Roman
    Tilke, Armin T.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (07) : 1590 - 1596
  • [3] HfO2 Based High-k Inter-Gate Dielectrics for Planar NAND Flash Memory
    Breuil, Laurent
    Lisoni, Judit G.
    Blomme, Pieter
    Van den Bosch, Geert
    Van Houdt, Jan
    [J]. IEEE ELECTRON DEVICE LETTERS, 2014, 35 (01) : 45 - 47
  • [4] Chau R, 2004, 2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, P3
  • [5] Application of high-κ gate dielectrics and metal gate electrodes to enable silicon and non-silicon logic nanotechnology
    Chau, R
    Brask, J
    Datta, S
    Dewey, G
    Doczy, M
    Doyle, B
    Kavalieros, J
    Jin, B
    Metz, M
    Majumdar, A
    Radosavljevic, M
    [J]. MICROELECTRONIC ENGINEERING, 2005, 80 : 1 - 6
  • [6] Metal-Oxide-High-k-Oxide-Silicon Memory Device Using a Ti-Doped Dy2O3 Charge-Trapping Layer and Al2O3 Blocking Layer
    Chen, Fa-Hsyang
    Pan, Tung-Ming
    Chiu, Fu-Chien
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3847 - 3851
  • [7] Poly-Si Nanowire Nonvolatile Memory With Nanocrystal Indium-Gallium-Zinc-Oxide Charge-Trapping Layer
    Chen, Lun-Chun
    Wu, Yung-Chun
    Lin, Tien-Chun
    Huang, Jyun-Yang
    Hung, Min-Feng
    Chen, Jiang-Hung
    Chang, Chun-Yen
    [J]. IEEE ELECTRON DEVICE LETTERS, 2010, 31 (12) : 1407 - 1409
  • [8] Characteristics of SONOS-Type Flash Memory With In Situ Embedded Silicon Nanocrystals
    Chiang, Tsung-Yu
    Wu, Yi-Hong
    Ma, William Cheng-Yu
    Kuo, Po-Yi
    Wang, Kuan-Ti
    Liao, Chia-Chun
    Yeh, Chi-Ruei
    Yang, Wen-Luh
    Chao, Tien-Sheng
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (08) : 1895 - 1902
  • [9] Emerging Applications for High K Materials in VLSI Technology
    Clark, Robert D.
    [J]. MATERIALS, 2014, 7 (04) : 2913 - 2944
  • [10] Collaert N, 2005, 2005 Symposium on VLSI Technology, Digest of Technical Papers, P108