A Body Bias Clustering Method for Low Test-Cost Post-Silicon Tuning

被引:0
|
作者
Kimura, Shuta [1 ]
Hashimoto, Masanori [1 ]
Onoye, Takao [1 ]
机构
[1] Osaka Univ, Dept Informat Syst Engn, Suita, Osaka 5650871, Japan
关键词
post-silicon tuning; body bias clustering; process variation; body biasing; statistical static timing analysis; OPTIMIZATION; POWER;
D O I
10.1587/transfun.E95.A.2292
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Post-silicon tuning is attracting a lot of attention for coping with increasing process variation. However, its tuning cost via testing is still a crucial problem. In this paper, we propose tuning-friendly body bias clustering with multiple bias voltages. The proposed method provides a small set of compensation levels so that the speed and leakage current vary monotonically according to the level. Thanks to this monotonic leveling and limitation of the number of levels, the test-cost of post-silicon tuning is significantly reduced. During the body bias clustering, the proposed method explicitly estimates and minimizes the average leakage after the post-silicon tuning. Experimental results demonstrate that the proposed method reduces the average leakage by 25.3 to 51.9% compared to non clustering case. In a test case of four clusters, the number of necessary tests is reduced by 83% compared to the conventional exhaustive test approach. We reveal that two bias voltages are sufficient when only a small number of compensation levels are allowed for test-cost reduction. We also give an implication on how to synthesize a circuit to which post-silicon tuning will be applied.
引用
收藏
页码:2292 / 2300
页数:9
相关论文
共 50 条
  • [21] Learn to Tune: Robust Performance Tuning in Post-Silicon Validation
    Domanski, Peter
    Pflueger, Dirk
    Latty, Raphael
    2023 IEEE EUROPEAN TEST SYMPOSIUM, ETS, 2023,
  • [22] A Fault Detection and Tolerance Architecture for Post-Silicon Skew Tuning
    Kao, Mac Y. C.
    Tsai, Kun-Ting
    Chang, Shih-Chieh
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (07) : 1210 - 1220
  • [23] TuneFPGA: Post-silicon tuning of dual-Vdd FPGAs
    Bijansky, Stephen
    Aziz, Adnan
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 796 - 799
  • [24] Selective Body Biasing for Post-Silicon Tuning of Sub-Threshold Designs: An Adaptive Filtering Approach
    Geng, Hui
    Liu, Jianming
    Luo, Pei-Wen
    Cheng, Liang-Chia
    Grant, Steven L.
    Shi, Yiyu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (05) : 713 - 725
  • [25] Adaptive post-silicon tuning for analog circuits: Concept, analysis and optimization
    Li, Xin
    Taylor, Brian
    Chien, YuTsun
    Pileggi, Lawrence T.
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 450 - 457
  • [26] Statistical Design and Optimization for Adaptive Post-silicon Tuning of MEMS Filters
    Wang, Fa
    Keskin, Gokce
    Phelps, Andrew
    Rotner, Jonathan
    Li, Xin
    Fedder, Gary K.
    Mukherjee, Tamal
    Pileggi, Lawrence T.
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 176 - 181
  • [27] Post-Silicon Tuning Capabilities of 45nm Low-Power CMOS Digital Circuits
    Meijer, Maurice
    Liu, Bo
    van Veen, Rutger
    de Gyvez, Jose Pineda
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 110 - +
  • [28] Post-silicon clock-timing tuning based on statistical estimation
    Hashizume, Yuko
    Takashima, Yasuhiro
    Nakamura, Yuichi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (09) : 2322 - 2327
  • [29] Post-Silicon Tuning Based on Flexible Flip-Flop Timing
    Seo, Hyungjung
    Heo, Jeongwoo
    Kim, Taewhan
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (01) : 11 - 22
  • [30] Enabling Efficient Post-Silicon Debug by Clustering of Hardware-Assertions
    Neishaburi, M. H.
    Zilic, Zeljko
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 985 - 988