A Body Bias Clustering Method for Low Test-Cost Post-Silicon Tuning

被引:0
|
作者
Kimura, Shuta [1 ]
Hashimoto, Masanori [1 ]
Onoye, Takao [1 ]
机构
[1] Osaka Univ, Dept Informat Syst Engn, Suita, Osaka 5650871, Japan
关键词
post-silicon tuning; body bias clustering; process variation; body biasing; statistical static timing analysis; OPTIMIZATION; POWER;
D O I
10.1587/transfun.E95.A.2292
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Post-silicon tuning is attracting a lot of attention for coping with increasing process variation. However, its tuning cost via testing is still a crucial problem. In this paper, we propose tuning-friendly body bias clustering with multiple bias voltages. The proposed method provides a small set of compensation levels so that the speed and leakage current vary monotonically according to the level. Thanks to this monotonic leveling and limitation of the number of levels, the test-cost of post-silicon tuning is significantly reduced. During the body bias clustering, the proposed method explicitly estimates and minimizes the average leakage after the post-silicon tuning. Experimental results demonstrate that the proposed method reduces the average leakage by 25.3 to 51.9% compared to non clustering case. In a test case of four clusters, the number of necessary tests is reduced by 83% compared to the conventional exhaustive test approach. We reveal that two bias voltages are sufficient when only a small number of compensation levels are allowed for test-cost reduction. We also give an implication on how to synthesize a circuit to which post-silicon tuning will be applied.
引用
收藏
页码:2292 / 2300
页数:9
相关论文
共 50 条
  • [1] Body Bias Clustering for Low Test-Cost Post-Silicon Tuning
    Kimura, Shuta
    Hashimoto, Masanori
    Onoye, Takao
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 283 - 289
  • [2] A statistical framework for post-silicon tuning through body bias clustering
    Kulkarni, Sarvesh H.
    Sylvester, Dennis
    Blaauw, David
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 207 - +
  • [3] Clustering Method for Reduction of Area and Power Consumption on Post-Silicon Delay Tuning
    Muroi, Kota
    Mashiko, Hayato
    Kohira, Yukihide
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2019, E102A (07) : 894 - 903
  • [4] Margin Aware Timing Test and Tuning Algorithm for Post-Silicon Skew Tuning
    Kaneko, Mineo
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1244 - 1247
  • [5] Clustering for Reduction of Power Consumption and Area on Post-Silicon Delay Tuning
    Muroi, Kota
    Kohira, Yukihide
    2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 86 - 89
  • [6] A Robust Architecture for Post-Silicon Skew Tuning
    Kao, Mac Y. C.
    Tsai, Kun-Ting
    Chang, Shih-Chieh
    2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 774 - 778
  • [7] Yield and Power Improvement Method by Post-Silicon Delay Tuning and Technology Mapping
    Mashiko, Hayalo
    Kohira, Yukihide
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 366 - 369
  • [8] Active Learning Framework for Post-Silicon Variation Extraction and Test Cost Reduction
    Zhuo, Cheng
    Agarwal, Kanak
    Blaauw, David
    Sylvester, Dennis
    2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 508 - 515
  • [9] Test Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost
    Choi, Inhyuk
    Oh, Hyunggoy
    Lee, Young-Woo
    Kang, Sungho
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (12) : 1835 - 1839
  • [10] AutoRex: An Automated Post-Silicon Clock Tuning Tool
    Tadesse, D.
    Grodstein, J.
    Bahar, R. I.
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 110 - +