A Fault Tolerant Three-Leg Shunt Active Filter Using FPGA for Fast Switch Failure Detection

被引:2
作者
Karimi, Shahram [1 ]
Poure, Philippe [2 ]
Saadate, Shahrokh [1 ]
机构
[1] Nancy Univ, GREEN, Fac Sci & Tech, BP 239, F-54506 Vandoeuvre Les Nancy, France
[2] Nancy Univ, LIEN, Fac Sci & Tech, F-54506 Vandoeuvre Les Nancy, France
来源
2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10 | 2008年
关键词
D O I
10.1109/PESC.2008.4592471
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The reliability of the VSI (Voltage Source Inverter) components such as semi-conductor switches is critical for the shunt active power filters. A failure in one of the switches decreases system performances and usually leads to disconnect the filter. So, to prevent such undesirable events, real-time fault detection, isolation and compensation must be implemented. This paper proposes new robust fast power switch fault detection and compensation for a three phase shunt active filter without redundant leg. The approach introduced in this paper minimizes the time interval between the fault occurrence in the semi-conductor switches, used in VSI, and its diagnosis. This paper demonstrates that a faulty switch can be detected in less than 10 mu s without false fault detection due to power semiconductors switching by using simultaneously a "time criterion" and a "voltage criterion". To attain this short detection time, a FPGA (Field Programmable Gate Array) implementation is mandatory. After fault detection, the classical three-leg shunt active filter is reconfigured in a two-leg topology. In this case the faulty phase is connected to the middle point of the DC bus. The experimental results based on "FPGA in the loop" hardware prototyping validate the performances of the proposed fault detection method for the reconfigurable three-leg active filter topology.
引用
收藏
页码:3342 / +
页数:2
相关论文
共 12 条
  • [1] Akagi H., 1983, IPEC-Tokyo Conference Record of the International Power Electronics Conference 1983, P1375
  • [2] BENHABIB M, 2003, INT C REN EN POW QUA
  • [3] HADDAD K, 1999, IEEE POW EL SPEC C, V1, P236
  • [4] KARL C, 2000, POWER ELECT MONITORI, P213
  • [5] A design methodology for power electronics digital control based on an FPGA in the loop prototyping
    Karmi, S.
    Poure, P.
    Berveller, Y.
    Saadate, S.
    [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 701 - +
  • [6] Investigation of fault modes of voltage-fed inverter system for induction motor drive
    Kastha, Debaprasad
    Bose, Bimal K.
    [J]. IEEE Transactions on Industry Applications, 1994, 30 (04) : 1028 - 1038
  • [7] MENDES AMS, 1999, FAULT DIAGNOSIS RECT, P1
  • [8] Thermal behavior of a three-phase induction motor fed by a fault-tolerant voltage source inverter
    Mendes, Andre M. S.
    Lopez-Fernandez, Xose M.
    Cardoso, A. J. Marques
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2007, 43 (03) : 724 - 730
  • [9] Fault detection and isolation on a PWM inverter by knowledge-based model
    Peuget, R
    Courtine, S
    Rognon, JP
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1998, 34 (06) : 1318 - 1326
  • [10] RIBEIRO RLA, 2000, IEEE IAS ANN M, V1, P242