Intellectual Property Cores Protection designs for CE products

被引:17
|
作者
Sengupta, Anirban [1 ]
机构
[1] Indian Inst Technol, Comp Sci & Engn, Indore, Madhya Pradesh, India
关键词
WATERMARKING;
D O I
10.1109/MCE.2015.2484745
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The current design era of consumer electronics (CE) is reliant on global integrated circuit (IC) supply chains. To maximize design productivity and minimize design time, the use of intellectual property (IP) cores, often supplied by a third-party vendor, has become a standard practice in the industry. However, there are increasing threats to security and growing piracy issues that threaten global supply chains as system-on-chip (SoC) design becomes increasingly commoditized. As a consequence, the requirements for protecting IP-core designs and the know-how they represent have become of importance to industry. This article provides an insight into this task faced by many CE manufacturers and an overview of current and past methodologies. The pros and cons of each approach and some practical case studies will help the reader understand this challenge. Some consideration is also given to the potential future evolution of IP protection. © 2012 IEEE.
引用
收藏
页码:83 / 88
页数:6
相关论文
共 49 条
  • [41] Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks
    Lin, Ning
    Chen, Xiaoming
    Lu, Hang
    Li, Xiaowei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (07) : 1327 - 1339
  • [42] Securing IP Cores in CE Systems using Key-driven Hash-chaining based Steganography
    Rathor, Mahendra
    Sarkar, Pallabi
    Mishra, Vipul Kumar
    Sengupta, Anirban
    2020 IEEE 10TH INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE-BERLIN), 2020,
  • [43] Watermarking in Hard Intellectual Property for Pre-Fab and Post-Fab Verification
    Saha, Debasri
    Sur-Kolay, Susmita
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (05) : 801 - 809
  • [44] Watermarking of Deep Recurrent Neural Network Using Adversarial Examples to Protect Intellectual Property
    Rathi, Pulkit
    Bhadauria, Saumya
    Rathi, Sugandha
    APPLIED ARTIFICIAL INTELLIGENCE, 2022, 36 (01)
  • [45] Uncovering the Complexities of Intellectual Property Management in the era of AI: Insights from a Bibliometric Analysis
    Gonzalez-Tejero, Cristina Blanco
    Ancillo, Antonio de Lucas
    Gavrila, Sorin Gavrila
    Blanco, Antonio Garcia
    JOURNAL OF COMPETITIVENESS, 2023, 15 (04) : 69 - 86
  • [46] Testing-based watermarking techniques for intellectual-property identification in SOC design
    Fan, Yu-Cheng
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (03) : 467 - 479
  • [47] Protecting Intellectual Property With Reliable Availability of Learning Models in AI-Based Cybersecurity Services
    Ren, Ge
    Wu, Jun
    Li, Gaolei
    Li, Shenghong
    Guizani, Mohsen
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2024, 21 (02) : 600 - 617
  • [48] Your Model Trains on My Data? Protecting Intellectual Property of Training Data via Membership Fingerprint Authentication
    Liu, Gaoyang
    Xu, Tianlong
    Ma, Xiaoqiang
    Wang, Chen
    IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2022, 17 : 1024 - 1037
  • [49] An Internet-based IP Protection Scheme for Circuit Designs using Linear Feedback Shift Register-based Locking
    Halder, Raju
    Dasgupta, Parthasarathi
    Naskar, Saptarshi
    Sen Sarma, Samar
    ENGINEERING LETTERS, 2011, 19 (02) : 84 - 94