Intellectual Property Cores Protection designs for CE products

被引:17
|
作者
Sengupta, Anirban [1 ]
机构
[1] Indian Inst Technol, Comp Sci & Engn, Indore, Madhya Pradesh, India
关键词
WATERMARKING;
D O I
10.1109/MCE.2015.2484745
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The current design era of consumer electronics (CE) is reliant on global integrated circuit (IC) supply chains. To maximize design productivity and minimize design time, the use of intellectual property (IP) cores, often supplied by a third-party vendor, has become a standard practice in the industry. However, there are increasing threats to security and growing piracy issues that threaten global supply chains as system-on-chip (SoC) design becomes increasingly commoditized. As a consequence, the requirements for protecting IP-core designs and the know-how they represent have become of importance to industry. This article provides an insight into this task faced by many CE manufacturers and an overview of current and past methodologies. The pros and cons of each approach and some practical case studies will help the reader understand this challenge. Some consideration is also given to the potential future evolution of IP protection. © 2012 IEEE.
引用
收藏
页码:83 / 88
页数:6
相关论文
共 49 条
  • [1] Intellectual property protection for FPGA designs using the public key cryptography
    Huang, Weihong
    Li, Renfa
    Xu, Jianbo
    Huang, Yin
    Hosam, Osama
    ADVANCES IN MECHANICAL ENGINEERING, 2019, 11 (04)
  • [2] IPP@HDL: Efficient intellectual property protection scheme for IP cores
    Castillo, Encarnacion
    Meyer-Baese, Uwe
    Garcia, Antonio
    Parrilla, Luis
    Lloris, Antonio
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (05) : 578 - 591
  • [3] Intellectual Property Protection for FPGA Designs with Soft Physical Hash Functions: First Experimental Results
    Kerckhof, Stephanie
    Durvaux, Francois
    Standaert, Francois-Xavier
    Gerard, Benoit
    2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), 2013, : 7 - 12
  • [4] Functional Polymorphism for Intellectual Property Protection
    McDonald, Jeffrey T.
    Kim, Yong C.
    Andel, Todd R.
    McVicar, James
    Forbes, Miles A.
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2016, : 61 - 66
  • [5] Behavioral synthesis techniques for intellectual property protection
    Koushanfar, F
    Hong, IK
    Potkonjak, M
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (03) : 523 - 545
  • [6] Intellectual Property Protection of Digital Cultural Heritage
    Todorov, Todor
    Lutfiu, Shpend
    DIGITAL PRESENTATION AND PRESERVATION OF CULTURAL AND SCIENTIFIC HERITAGE, 2023, 13 : 263 - 268
  • [7] Watermarking FPGA Bitfile for Intellectual Property Protection
    Zhang, Jiliang
    Lin, Yaping
    Wu, Qiang
    Che, Wenjie
    RADIOENGINEERING, 2012, 21 (02) : 764 - 771
  • [8] Intellectual Property Protection of Digital Cultural Heritage
    Todorov, Todor
    Lutfiu, Shpend
    DIGITAL PRESENTATION AND PRESERVATION OF CULTURAL AND SCIENTIFIC HERITAGE, 2023, 13 : 263 - 268
  • [9] Electromagnetic Transmission of Intellectual Property Data to Protect FPGA Designs
    Bossuet, Lilian
    Bayon, Pierre
    Fischer, Viktor
    VLSI-SOC: DESIGN FOR RELIABILITY, SECURITY, AND LOW POWER, 2016, 483 : 150 - 169
  • [10] Digital Watermarking for Detecting Malicious Intellectual Property Cores in NoC Architectures
    Charles, Subodha
    Bindschaedler, Vincent
    Mishra, Prabhat
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (07) : 952 - 965