共 23 条
[1]
ACKERMAN W, 1954, SOLVABLE CASES DECIS
[2]
Automatic abstraction and verification of Verilog models
[J].
41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004,
2004,
:218-223
[3]
[Anonymous], LNCS
[4]
Barrett C, 1996, LECT NOTES COMPUT SC, V1166, P187, DOI 10.1007/BFb0031808
[5]
Bryant R.E, 2001, ACM Trans. Comput. Logic (TOCL), V2, P93
[6]
BRYANT RE, 2002, P CAV JUL
[7]
CHAUHAN P, FMCAD02
[8]
CLARKE EM, 2000, COMPUTER AIDED VERIF, P154, DOI DOI 10.1007/10722167_15
[9]
DAS S, 2001, 16 ANN IEEE S LOG CO
[10]
EEN N, 2005, SAT