Reliability of ultrathin gate oxides for ULSI devices

被引：10

作者：

Chang, CY ^{[1
]}

Chen, CC

Lin, HC

Liang, MS

Chien, CH

Huang, TY

机构：

[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30039, Taiwan

[2] Natl Nano Device Labs, Hsinchu, Taiwan

[3] Taiwan Semicond Mfg Co Ltd, Hsinchu, Taiwan

来源：

MICROELECTRONICS RELIABILITY | 1999年 / 39卷 / 05期

关键词：

D O I：

10.1016/S0026-2714(99)00037-2

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Ultrathin gate oxide, which is essential for low supply voltage and high driving capability, is indispensable for the continued scaling of ULSI technologies towards smaller and faster devices. Needless to say, the reliability of ultrathin oxide is of major concerns in the manufacturing of the state-of-the-art metal-oxide-semiconductor devices. This payer reviews the reliability issues regarding ultrathin gate oxide for present and future ULSI technologies. Issues including gate leakage current, time-dependent dielectric breakdown, poly-gate depletion, boron penetration, and plasma process-induced damage will be addressed. Several techniques such as nitrided oxide and alternative processes, which are proposed to improve gate oxide reliabilities, are also discussed. (C) 1999 Elsevier Science Ltd. All rights reserved.

引用

页码：553 / 566

页数：14

共 107 条

[11] Temperature-accelerated dielectric breakdown in ultrathin gate oxides [J].

Chen, CC ;

Chang, CY ;

Chien, CH ;

Huang, TY ;

Lin, HC ;

Liang, MS .

APPLIED PHYSICS LETTERS, 1999, 74 (24) :3708-3710

[12]

CHEN CC, 1998, INT EL DEV MAT S, P34

[13] Experimental confirmation of an accurate CMOS gate delay model for gate oxide and voltage scaling [J].

Chen, K ;

Hu, CM ;

Fang, P ;

Gupta, A .

IEEE ELECTRON DEVICE LETTERS, 1997, 18 (06) :275-277

[14] AN EFFICIENT METHOD FOR PLASMA-CHARGING DAMAGE MEASUREMENT [J].

CHEUNG, KP .

IEEE ELECTRON DEVICE LETTERS, 1994, 15 (11) :460-462

[15] Resist-related damage on ultrathin gate oxide during plasma ashing [J].

Chien, CH ;

Chang, CY ;

Lin, HC ;

Chang, TF ;

Chiou, SG ;

Chen, LP ;

Huang, TY .

IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) :33-35

[16] On the properties of the gate and substrate current after soft breakdown in ultrathin oxide layers [J].

Crupi, F ;

Degraeve, R ;

Groeseneken, G ;

Nigam, T ;

Maes, HE .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (11) :2329-2334

[17] Soft breakdown of ultra-thin gate oxide layers [J].

Depas, M ;

Nigam, T ;

Heyns, MM .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (09) :1499-1504

[18] INTERFACE STATE CREATION AND CHARGE TRAPPING IN THE MEDIUM-TO-HIGH GATE VOLTAGE RANGE (VD/2-GREATER-THAN-OR-EQUAL-TO-VG-GREATER-THAN-OR-EQUAL-TO-VD) DURING HOT-CARRIER STRESSING OF N-MOS TRANSISTORS [J].

DOYLE, B ;

BOURCERIE, M ;

MARCHETAUX, JC ;

BOUDOU, A .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (03) :744-754

[19] QUANTITATIVE-EVALUATION OF GATE OXIDE DAMAGE DURING PLASMA PROCESSING USING ANTENNA-STRUCTURE CAPACITORS [J].

ERIGUCHI, K ;

URAOKA, Y ;

NAKAGAWA, H ;

TAMAKI, T ;

KUBOTA, M ;

NOMURA, N .

JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (1A) :83-87

[20] MODELING OF OXIDE BREAKDOWN FROM GATE CHARGING DURING RESIST ASHING [J].

FANG, SC ;

MURAKAWA, S ;

MCVITTIE, JP .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (10) :1848-1855

← 1 2 3 4 5 6 7 8 9 10 →