A Power-aware LLC Control Mechanism for the 3D-stacked Memory System

被引：0
|
作者：
Egawa, Ryusuke [1 ]
Uno, Wataru [2 ]
Sato, Masayuki [2 ]
Kobayashi, Hiroaki [2 ]
Tada, Jubee [3 ]
机构：
[1] Tohoku Univ, Cybersci Ctr, Sendai, Miyagi 9808578, Japan
[2] Tohoku Univ, GSIS, Sendai, Miyagi 9808578, Japan
[3] Yamagata Univ, GSSE, Yonezawa, Yamagata 9928510, Japan
来源：
2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC) | 2016年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Aiming at improving the energy efficiency of 3D-stacked memory subsystems, this paper proposes a power-aware last level cache (LLC) control mechanism. The proposed mechanism switches enabling/disabling the LLC according to application characteristics and the power efficiency of the memory subsystems. Evaluation results show that the proposed mechanism improves the power efficiency of 3D-stacked memory subsystems by up to 25%, and 11% on average.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Thermal-aware Memory System Synthesis for MPSoCs with 3D-stacked Hybrid Memories
    Liu, Chia-Yin
    Chen, Yi-Jung
    Hariyama, Masanori
    PROCEEDINGS OF THE 35TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING (SAC'20), 2020, : 546 - 553
  • [2] HAM: Hotspot-Aware Manager for Improving Communications With 3D-Stacked Memory
    Wang, Xi
    Tumeo, Antonino
    Leidel, John D.
    Li, Jie
    Chen, Yong
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (06) : 833 - 848
  • [3] MAC: Memory Access Coalescer for 3D-Stacked Memory
    Wang, Xi
    Tumeo, Antonino
    Leidel, John D.
    Li, Jie
    Chen, Yong
    PROCEEDINGS OF THE 48TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING (ICPP 2019), 2019,
  • [4] 3D-TTP: Efficient Transient Temperature-Aware Power Budgeting for 3D-Stacked Processor-Memory Systems
    Niknam, Sobhan
    Shen, Yixian
    Pathania, Anuj
    Pimentel, Andy D.
    2023 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2023, : 241 - 246
  • [5] Data Reorganization in Memory Using 3D-stacked DRAM
    Akin, Berkin
    Franchetti, Franz
    Hoe, James C.
    2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2015, : 131 - 143
  • [6] 3D-Stacked Vertical Channel Nonvolatile Polymer Memory
    Hwang, Sun Kak
    Cho, Suk Man
    Kim, Kang Lib
    Park, Cheolmin
    ADVANCED ELECTRONIC MATERIALS, 2015, 1 (1-2):
  • [7] EXTREME: Exploiting Page Table for Reducing Refresh Power of 3D-Stacked DRAM Memory
    Shin, Ho Hyun
    Park, Young Min
    Choi, Duheon
    Kim, Byoung Jin
    Cho, Dae-Hyung
    Chung, Eui-Young
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (01) : 32 - 44
  • [8] Thermal-Aware Memory Management Unit of 3D-Stacked DRAM for 3D High Definition (HD) Video
    Chang, Chih-Yuan
    Huang, Po-Tsang
    Chen, Yi-Chun
    Chang, Tian-Sheuan
    Hwang, Wei
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 76 - 81
  • [9] Smart Memory: Deep Learning Acceleration in 3D-Stacked Memories
    Rezaei, Seyyed Hossein SeyyedAghaei
    Moghaddam, Parham Zilouchian
    Modarressi, Mehdi
    IEEE COMPUTER ARCHITECTURE LETTERS, 2024, 23 (01) : 137 - 141
  • [10] 3D-Stacked memory architectures for multi-core processors
    Loh, Gabriel H.
    ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2008, : 453 - 464
12345