Characterization of novel polycrystalline silicon thin-film transistors with long and narrow grains

被引:20
|
作者
Nakazaki, Y [1 ]
Kawachi, G [1 ]
Jyumonji, M [1 ]
Ogawa, H [1 ]
Hiramatu, M [1 ]
Azuma, K [1 ]
Warabisako, T [1 ]
Matsumura, M [1 ]
机构
[1] Adv LCD Technol Dev Ctr Co Ltd, Totsuka Ku, Yokohama, Kanagawa 2440817, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2006年 / 45卷 / 3A期
关键词
PMELA; phase-modulated excimer laser annealing; channel location; crystallization; poly-Si; grain boundary; lateral growth; TFT;
D O I
10.1143/JJAP.45.1489
中图分类号
O59 [应用物理学];
学科分类号
摘要
Excellent characteristics of polycrystalline silicon (poly-Si) thin-film transistors (TFTs) with long and narrow grains aligned one-dimension have been experimentally clarified for the first time. The field effect mobility and on-off transition slope of n-channel and p-channel devices were as high as 685 cm(2) V-1 s(-1) and 190 mV/decade and 145 cm(2) V-1 s(-1) and 104 mV/decade, respectively. Fluctuations of characteristics were considerably reduced by widening the channel, and uniform characteristics were observed when there were approximately twenty long grains within the channel. These results were obtained when the TFT channel was formed within a region free from grain boundaries formed by head-on collision of laterally growing grains and seeds used to initiate lateral grain growth. Material properties are discussed from the viewpoint of device characteristics.
引用
收藏
页码:1489 / 1494
页数:6
相关论文
共 50 条
  • [21] Modeling of short geometry polycrystalline-silicon thin-film transistor
    Chopra, S
    Gupta, RS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (12) : 2444 - 2446
  • [22] Technology and characterization of thin-film transistors (TFT)
    Krysinski, Adrian
    Taube, Andrzej
    Golaszewska, Krystyna
    Smietana, Mateusz
    Mroczynski, Robert
    Szmidt, Jan
    PRZEGLAD ELEKTROTECHNICZNY, 2012, 88 (11B): : 1 - 4
  • [23] Degradation mechanisms for polycrystalline silicon thin-film transistors with a grain boundary in the channel under negative gate bias stress
    张冬利
    王明湘
    王槐生
    ChinesePhysicsB, 2022, 31 (12) : 599 - 604
  • [24] Degradation mechanisms for polycrystalline silicon thin-film transistors with a grain boundary in the channel under negative gate bias stress
    Zhang, Dongli
    Wang, Mingxiang
    Wang, Huaisheng
    CHINESE PHYSICS B, 2022, 31 (12)
  • [25] Device simulations of nanocrystalline silicon thin-film transistors
    Dosev, D
    Iñíguez, B
    Marsal, LF
    Pallares, J
    Ytterdal, T
    SOLID-STATE ELECTRONICS, 2003, 47 (11) : 1917 - 1920
  • [26] Analytical Model of Undoped Polycrystalline Silicon Thin-Film Transistors Consistent With Pao-Sah Model
    He, Hongyu
    Zheng, Xueren
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (04) : 1102 - 1107
  • [27] APPLICATION OF AS-DEPOSITED POLYCRYSTALLINE SILICON FILMS TO LOW-TEMPERATURE CMOS THIN-FILM TRANSISTORS
    MIYASAKA, M
    KOMATSU, T
    SHIMODAIRA, A
    YUDASAKA, I
    OHSHIMA, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1995, 34 (2B): : 921 - 926
  • [28] Analysis of grain boundary induced nonlinear output characteristics in polycrystalline-silicon thin-film transistors
    Ikeda, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (3A): : 1540 - 1547
  • [29] Characterizations of polycrystalline silicon nanowire thin-film transistors enhanced by metal-induced lateral crystallization
    Su, Chun-Jung
    Huang, Yu-Feng
    Lin, Horng-Chih
    Huang, Tiao-Yuan
    SOLID-STATE ELECTRONICS, 2012, 77 : 20 - 25
  • [30] Heterogeneous monolithic complementary thin-film transistor with n-channel polycrystalline-silicon and upper p-channel double-gate polycrystalline-germanium thin-film transistors on a glass substrate
    Ito, Yuto
    Goshima, Daiki
    Kurihara, Akito
    Hara, Akito
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2025, 64 (01)