共 22 条
[2]
A system for efficiently self-reconstructing E-11/2-track switch torus arrays
[J].
I-SPAN 2000: INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES ALGORITHMS AND NETWORKS, PROCEEDINGS,
2000,
:44-49
[3]
Horita T, 1999, IEICE T INF SYST, VE82D, P1545
[5]
KOREN I, 1990, IEEE COMPUT, P73
[9]
Low CP, 2000, IEEE T COMPUT, V49, P553, DOI 10.1109/12.862215
[10]
MANGIR TE, 1982, IEEE T COMPUT, V31, P609, DOI 10.1109/TC.1982.1676058