Analytical results for reconfiguration of E-11/2-track switch torus arrays with multiple fault types

被引:0
作者
Horita, T [1 ]
Takanami, I [1 ]
机构
[1] Polytech Univ, Sagamihara, Kanagawa 2291196, Japan
来源
2001 PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS | 2001年
关键词
D O I
10.1109/PRDC.2001.992703
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
For a redundant (array) system, he ( or she) who considers that the total system reliability might be worse than a non-redundant system because of additional circuits' faults might naturally say, "Is the redundancy really useful ?". The main purpose of this paper is to answer the question for redundant array systems using E-1 1/2 track switches [1] and a reconfiguration method [2]. The answer is "the redundancy using these methods is useful !", Furthermore, the condition that the assumption that additional circuits such as tracks, switches, etc. are fault-free becomes valid is given.
引用
收藏
页码:233 / 240
页数:8
相关论文
共 22 条
[1]   THE FULL-USE-OF-SUITABLE-SPARES (FUSS) APPROACH TO HARDWARE RECONFIGURATION FOR FAULT-TOLERANT PROCESSOR ARRAYS [J].
CHEAN, M ;
FORTES, JAB .
IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (04) :564-571
[2]   A system for efficiently self-reconstructing E-11/2-track switch torus arrays [J].
Horita, T ;
Takanami, I .
I-SPAN 2000: INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES ALGORITHMS AND NETWORKS, PROCEEDINGS, 2000, :44-49
[3]  
Horita T, 1999, IEICE T INF SYST, VE82D, P1545
[4]   Fault-tolerant processor arrays based on the 11/2-track switches with flexible spare distributions [J].
Horita, T ;
Takanami, I .
IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (06) :542-552
[5]  
KOREN I, 1990, IEEE COMPUT, P73
[6]   FAULT-TOLERANT ARRAY PROCESSORS USING SINGLE-TRACK SWITCHES [J].
KUNG, SY ;
JEAN, SN ;
CHANG, CW .
IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (04) :501-514
[7]   What designers of microelectronic systems should know about arrays spared by rows and columns [J].
LaForge, LE .
IEEE TRANSACTIONS ON RELIABILITY, 2000, 49 (03) :251-272
[8]   On the reconfiguration of degradable VLSI/WSI arrays [J].
Low, CP ;
Leong, HW .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (10) :1213-1221
[9]  
Low CP, 2000, IEEE T COMPUT, V49, P553, DOI 10.1109/12.862215
[10]  
MANGIR TE, 1982, IEEE T COMPUT, V31, P609, DOI 10.1109/TC.1982.1676058