共 50 条
- [1] Fast CAVLD of H.264/AVC on bitstream decoding processor EURASIP Journal on Image and Video Processing, 2013
- [2] Low Cost and Memoryless CAVLD Architecture for H.264/AVC Decoder 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 280 - +
- [3] High performance VLSI design of run_before for H.264/AVC CAVLD IEICE ELECTRONICS EXPRESS, 2011, 8 (12): : 950 - 955
- [5] A High Throughput Processor Chip for Transform and Quantization Coding in H.264/AVC JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 70 (01): : 59 - 73
- [6] Enhanced Parallel Decoding for H.264/AVC CAVLC by Using Precomputation ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 532 - +
- [9] A Hardware Architecture of CABAC Encoding and Decoding with Dynamic Pipeline for H.264/AVC Journal of Signal Processing Systems, 2008, 50 : 81 - 95
- [10] A hardware architecture of CABAC encoding and decoding with dynamic pipeline for H.264/AVC JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 50 (01): : 81 - 95