共 22 条
[1]
Bandyopadhyay Soumyadip, 2012, Progress in VLSI Design and Test. Proceedings 16th International Symposium, VDAT 2012, P69, DOI 10.1007/978-3-642-31494-0_9
[6]
Hierarchical modeling and verification of embedded systems
[J].
EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS,
2001,
:63-70
[7]
Cortés LA, 2000, IEEE INT C ENG COMP, P134, DOI 10.1109/ICECCS.2000.873937