共 50 条
- [32] Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
- [33] A Black-Box Sensitization Attack on SAT-Hard Instances in Logic Obfuscation 2022 IEEE 40TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2022), 2022, : 239 - 246
- [35] Logic minimization using exclusive OR gates 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 115 - 120
- [36] On Logic Synthesis of Conventionally Hard to Synthesize Circuits Using Genetic Programming PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 346 - 351
- [39] Circuit Minimization with QBF-Based Exact Synthesis THIRTY-SEVENTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOL 37 NO 4, 2023, : 4087 - 4094
- [40] Efficient exact two-level hazard-free logic minimization SEVENTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2001, : 64 - 73