Creating hard problem instances in logic synthesis using exact minimization

被引:0
|
作者
Günther, W [1 ]
Drechsler, R [1 ]
机构
[1] Univ Freiburg, Inst Comp Sci, D-79110 Freiburg, Germany
来源
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: CIRCUITS ANALYSIS, DESIGN METHODS, AND APPLICATIONS | 1999年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
To evaluate synthesis algorithms, usually benchmark circuits are used Since for these circuits no exact synthesis results are known, we propose the use of exact minimization to generate hard problem instances. By this we evaluate a standard synthesis tool on different classes of circuits.
引用
收藏
页码:436 / 439
页数:4
相关论文
共 50 条
  • [1] Creating hard problem instances in logic synthesis using exact minimization
    Guenter, Wolfgang
    Drechsler, Rolf
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 6
  • [2] Creating hard-to-solve instances of travelling salesman problem
    Cardenas-Montes, Miguel
    APPLIED SOFT COMPUTING, 2018, 71 : 268 - 276
  • [3] COMPLEXITY CORES AND HARD PROBLEM INSTANCES
    SCHONING, U
    LECTURE NOTES IN COMPUTER SCIENCE, 1990, 450 : 232 - 240
  • [4] Generating Hard Inventory Routing Problem Instances using Evolutionary Algorithms
    Michalak, Krzysztof
    PROCEEDINGS OF THE 2021 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE (GECCO'21), 2021, : 243 - 251
  • [5] Explicit Hard Instances of the Shortest Vector Problem
    Buchmann, Johannes
    Lindner, Richard
    Rueckert, Markus
    POST-QUANTUM CRYPTOGRAPHY, PROCEEDINGS, 2008, 5299 : 79 - 94
  • [6] Asymptotic Proportion of Hard Instances of the Halting Problem
    Valmari, Antti
    ACTA CYBERNETICA, 2014, 21 (03): : 307 - 330
  • [7] Hard instances of the constrained discrete logarithm problem
    Mironov, Ilya
    Mityagin, Anton
    Nissim, Kobbi
    ALGORITHMIC NUMBER THEORY, PROCEEDINGS, 2006, 4076 : 582 - 598
  • [8] KUAI-EXACT - A NEW APPROACH FOR MULTIVALUED LOGIC MINIMIZATION IN VLSI SYNTHESIS
    PERKOWSKI, MA
    WU, P
    PIRKL, KA
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 401 - 404
  • [9] MCBOOLE - A NEW PROCEDURE FOR EXACT LOGIC MINIMIZATION
    DAGENAIS, MR
    AGARWAL, VK
    RUMIN, NC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (01) : 229 - 238
  • [10] Exact wiring fault minimization via comprehensive layout synthesis for CMOS logic cells
    Iizuka, T
    Ikeda, M
    Asada, K
    ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 377 - 380