CONTRIBUTION TO THE ANALYSIS AND MODELING OF THE NON-IDEAL EFFECTS OF PIPELINED ADCs USING MATLAB

被引：5

作者：

Barra, Samir ^{[1
]}

Dendouga, Abdelghani ^{[2
]}

Kouda, Souhil ^{[3
]}

Bouguechal, Nour-Eddine ^{[1
]}

机构：

[1] Univ Batna, Adv Elect Lab LEA, Dept Elect, Batna, Algeria

[2] Ctr Dev Adv Technol CDTA, Microelect & Nanotechnol Div, Algiers, Algeria

[3] Univ MSILA, Dept Elect, Msila, Algeria

来源：

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | 2013年 / 22卷 / 02期

关键词：

Pipeline ADC; A/D converter modeling; behavioral modeling; ADC non-idealities;

D O I：

10.1142/S0218126612500855

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The present work analyses the non-ideal effects of pipelined analog-to-digital converters (ADCs), also sometimes referred to as pipeline ADCs, including the non-ideal erects in operational amplifiers (op-amps or OAs), switches and sampling circuits. We study these nonlinear effects in pipelined ADCs built using CMOS technology and switched-capacitor (SC) techniques. The proposed improved model of a pipelined ADC includes most of the non-idealities which affect its performance. This model, simulated using MATLAB, can determine the basic blocks specifications that allow the designer to meet given data converter requirements.

引用

页数：14

共 15 条

[1]

[Anonymous], THESIS U CALIFORNIA

[2] Behavioral model of pipeline ADC by using SIMULINK® [J].

Bilhan, E ;

Estrada-Gutierrez, PC ;

Valero-Lopez, AY ;

Maloberti, F .

2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, :147-151

[3] CMOS switched-op-amp-based sample-and-hold circuit [J].

Dai, L ;

Harjani, R .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (01) :109-113

[4] VHDL-AMS model of a 40M/S 12 bits pipeline ADC [J].

Diaz-Madrid, J. A. ;

Domenech-Asensi, G. ;

Lopez-Alcantud, J. A. ;

Neubauer, H. .

PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, :555-+

[5] ON CHARGE INJECTION IN ANALOG MOS SWITCHES AND DUMMY SWITCH COMPENSATION TECHNIQUES [J].

EICHENBERGER, C ;

GUGGENBUHL, W .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (02) :256-264

[6]

Lin J.-F., 2005, THESIS NCKU

[7] Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction [J].

Lin, Jin-Fu ;

Chang, Soon-Jyh ;

Kung, Te-Chieh ;

Ting, Hsin-Wen ;

Huang, Chih-Hao .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (12) :2158-2169

[8] Behavioral modeling of switched-capacitor Sigma-Delta modulators [J].

Malcovati, P ;

Brigati, S ;

Francesconi, F ;

Maloberti, F ;

Cusinato, P ;

Baschirotto, A .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2003, 50 (03) :352-364

[9]

Maloberti F., 2007, DATA CONVERTERS, P22

[10] A distributed test system for pipelined ADCs [J].

Mancini, E. ;

Rapuano, S. ;

Dallet, D. .

MEASUREMENT, 2009, 42 (01) :38-43

← 1 2 →