The effects of RET on process capability for 45nm technology node

被引:0
|
作者
Zhang, F [1 ]
Li, YQ [1 ]
机构
[1] Chinese Acad Sci, Inst Elect Engn, 6 Bei Er Tiao, Beijing 100080, Peoples R China
来源
2ND INTERNATIONAL CONFERENCE ON ADVANCED OPTICAL MANUFACTURING AND TESTING TECHNOLOGIES: ADVANCED OPTICAL MANUFACTURING TECHNOLOGIES | 2006年 / 6149卷
关键词
RET; process capability; polarization; immersion lithography; PROLITH;
D O I
10.1117/12.674216
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
One of the main factors driving ICs in complexity is the improvement in photolithography to print small features. The use of immersion imaging and resolution enhancement technology (RET) will extend the ArF lithography to produce small features. With the patterns size decreasing, the absolute CD variation has a bigger relative importance on small features. The process windows are used to see if a certain process is compatible with the dose and focus budget. We discuss the impact of illumination, numeric aperture, phase-shifting mask and polarized light on process windows using ArF immersion lithography to print line pattern exposed features in photo resist on 45nm node. The interaction between the process windows and illumination, numeric aperture, phase-shifting mask and polarized light are calculated using a full photo resist model. The analysis gives fundamental insight into the optimum conditions necessary for printing these patterns both individually and simultaneously. The results show that illumination, numeric aperture, phase-shifting mask and polarized light can contribute to the process capability. The dipole illumination system can enhance the process window about twice than that use conventional illumination. The process capability of semi-dense pattern is insensitive to optical parameters. The 100% attPSMs and altPSMs are strong phase shifting mask, so the process capability can be enhanced. By using the polarized light can enlarge the depth of focus about 4%similar to 11% with specified exposure latitude. According to the rules of process windows, some methods to extend process windows are presented.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Practical use of hard mask process to fabricate fine photomasks for 45nm node and beyond
    Kushida, Yasuyuki
    Handa, Hitoshi
    Maruyama, Hiroshi
    Abe, Yuuki
    Fujimura, Yukihiro
    Yokoyama, Toshifumi
    EMLC 2008: 24TH EUROPEAN MASK AND LITHOGRAPHY CONFERENCE, 2008, 6792 : XLV - LIV
  • [42] Requirements of photomask registration for the 45nm node and beyond: is it possible?
    Choi, Jin
    Kim, Hee Bom
    Lee, Sang Hee
    Lee, Dong Hun
    Jeong, Hae Young
    Lee, Jeung Woo
    Kim, Byung Gook
    Woo, Sang-Gyun
    Cho, Han Ku
    PHOTOMASK TECHNOLOGY 2007, PTS 1-3, 2007, 6730
  • [43] Combined resist and etch modeling and correction for the 45nm node
    Drapeau, Martin
    Beale, Dan
    PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
  • [44] Integrated NiSi defect reductions in 45nm node and beyond
    Lai, Jerander
    Chen, Yi-Wei
    Ho, Nien-Ting
    Lin, J. F.
    Huang, C. C.
    Wu, J. Y.
    2011 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND MATERIALS FOR ADVANCED METALLIZATION (IITC/MAM), 2011,
  • [45] High-activation laser anneal process for the 45nm CMOS technology platform
    Bidaud, M.
    Bono, H.
    Chaton, C.
    Dumont, B.
    Huard, V.
    Morin, P.
    Proencamota, L.
    Ranica, R.
    Ribes, G.
    15TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2007, 2007, : 251 - +
  • [46] Imaging capability of low energy electron beam proximity projection lithography toward the 65/45nm node
    Nakano, H
    Nohdo, S
    Oguni, K
    Motohashi, T
    Yoshizawa, M
    Kitagawa, T
    Moriya, S
    EMERGING LITHOGRAPHIC TECHNOLOGIES VII, PTS 1 AND 2, 2003, 5037 : 611 - 621
  • [47] SOI MESFET RF Power Amplifiers at the 45nm Node
    Wilk, Seth J.
    Lepkowski, William
    Thornton, Trevor J.
    2014 IEEE TOPICAL CONFERENCE ON POWER AMPLIFIERS FOR WIRELESS AND RADIO APPLICATIONS (PAWR), 2014, : 55 - 57
  • [48] Analysis of precise CD control for 45nm node and beyond
    Sumiyoshi, Y
    Mikami, K
    Hasegawa, Y
    Yoshihara, T
    Nagai, Y
    Yamada, A
    Mori, K
    Ogawa, T
    Suda, S
    Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 204 - 214
  • [49] A 45nm Generation Phase Change Memory Technology
    Servalli, G.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 103 - 106
  • [50] FOREMOST project will integrate 45nm CMOS technology
    不详
    ELECTRONICS WORLD, 2007, 113 (1852): : 6 - 6