A Load-Pull Wafer-Mapper

被引:0
作者
Vanaverbeke, F. [1 ]
Vaesen, K. [1 ]
Xiao, D. [1 ]
Pauwels, L. [1 ]
De Raedt, W. [1 ]
Germain, A. [1 ]
Degroote, S. [1 ]
Das, J. [1 ]
Derluyn, J. [1 ]
Schreurs, D. [1 ]
机构
[1] IMEC Vzw, B-3001 Heverlee, Belgium
来源
2008 IEEE MTT-S International Microwave Symposium Digest, Vols 1-4 | 2008年
关键词
Automated; Waferstepper; Load Pull; GaN; wafermaps;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes an automated load-pull measurement testbench for the characterization of GaN power HEMTs. The setup was built around a vector network analyzer (VNA) and an electromechanical tuner. The setup is combined with a semi-automatic wafer-stepper, allowing for complete large-signal wafer-mapping. Both calibration and measurement procedure are explained in mathematical detail.
引用
收藏
页码:1702 / 1708
页数:7
相关论文
共 11 条
  • [1] *AG PNA MICR NETW, 14088 AG PNA MICR NE
  • [2] *AG PNA MICR NETW, 140810 AG PNA MICR N
  • [3] ARNAUD C, 2001, ARFTG C SPRING 57 MA, V39, P1
  • [4] CARBONERO JL, 1995, ARFTG C SPRING 45 MA, V27, P83
  • [5] DANIEL JE, THESIS U S FLORIDA
  • [6] GERMAIN M, 2007, 31 WORKSH COMP SEM D, P337
  • [7] GONZALEZ G, 1997, MICROWAVE TRANSISTOR, P24
  • [8] PISANI U, LOAD PULL TECHNIQUES
  • [9] SEO S, ALGAN GAN HIGH ELECT
  • [10] TUTT MN, 1991, ARFTG C SPRING 37 JU, V19, P66