Network-aware Design-Space Exploration of a Power-Efficient Embedded Application

被引:0
作者
Sayyah, Parinaz [1 ]
Lazarescu, Mihai T. [1 ]
Quaglia, Davide [2 ]
Ebeid, Emad [3 ]
Bocchio, Sara [4 ]
Rosti, Alberto [4 ]
机构
[1] Politecn Torino, Turin, Italy
[2] EDALab, Verona, Italy
[3] Univ Verona, Verona, Italy
[4] STMicroelectronics, Catania, Italy
来源
CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS | 2012年
关键词
HW/SW Timing and Power Simulation; Virtual Platform; Network Simulation; Wireless Sensor Network; Body Sensor Network;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper presents the design and multi-parameter optimization of a networked embedded application for the healthcare domain. Several hardware, software, and application parameters, such as clock frequency, sensor sampling rate, data packet rate, are tuned at design- and run-time according to application specifications and operating conditions to optimize hardware requirements, packet loss, power consumption. Experimental results show that further power efficiency can be achieved by considering also communication aspects during design space exploration.
引用
收藏
页码:567 / 574
页数:8
相关论文
共 7 条
  • [1] [Anonymous], 2006, IEEE STD 16662005, P1
  • [2] Enhancing performance of HW/SW cosimulation and coemulation by reducing communication overhead
    Chung, MK
    Kyung, CM
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (02) : 125 - 136
  • [3] European Commission, 2009, CODESIGN POW MAN PLA
  • [4] *LAN MAN STAND COM, 2006, IEEE STAND INF TECHN
  • [5] McCanne S., ns network simulator
  • [6] Mulas F., 2010, P 2010 ACM S APPL CO, P756
  • [7] 2012, SYSTEMC NETWORK SIMU