共 50 条
- [41] A statistical model for path delay faults in VLSI circuits PROCEEDINGS OF THE IEEE SOUTHEASTCON '96: BRINGING TOGETHER EDUCATION, SCIENCE AND TECHNOLOGY, 1996, : 388 - 392
- [42] A compact model to identify delay faults due to crosstalk 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 900 - +
- [43] Scan is good enough for stuck fault, why not AC scan for delay faults INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1172 - 1172
- [44] Effectiveness of scan-based delay fault tests in diagnosis of transition faults IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (05): : 537 - 545
- [45] An exact non-enumerative fault simulator for path-delay faults INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 276 - 285
- [46] Fault-tolerant Synchronous FSM Network Design for Path Delay Faults PROCEEDINGS OF 2018 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2018), 2018,
- [47] Diagnosis of Gate Delay Faults in the Presence of Clock Delay Faults 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 321 - 326
- [48] On the Modeling of Gate Delay Faults by means of Transition Delay Faults 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 226 - 232