A Framework for Exploring the Interaction Between Design Rules and Overlay Control

被引:6
作者
Ghaida, Rani S. [1 ]
Gupta, Mukul [2 ]
Gupta, Puneet [2 ]
机构
[1] GLOBALFOUNDRIES Inc, Technol Enablement Div, Milpitas, CA USA
[2] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA
来源
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXVII | 2013年 / 8681卷
关键词
D O I
10.1117/12.2013619
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
Overlay control is becoming increasingly more important with the scaling of technology. It has become even more critical and more challenging with the move toward multiple-patterning lithography, where overlay translates into CD variability. Design rules and overlay have strong interaction and can have a considerable impact on the design area, yield, and performance. This paper offers a framework to study this interaction and evaluate the overall design impact of rules, overlay characteristics, and overlay control options. The framework can also be used for designing informed, design-aware overlay metrology and control strategies. In this work, The framework was used to explore the design impact of LELE double-patterning rules and poly-line end extension rule defined between poly and active layer for different overlay characteristics (i.e., within-field vs. field-to-field overlay) and different overlay models at the 14nm node. Interesting conclusions can be drawn from our results. For example, one result shows that increasing the minimum mask-overlap length by 1nm would allow the use of a third-order wafer/sixth-order field-level overlay model instead of a sixth-order wafer/sixth-order field-level model with negligible impact on design.
引用
收藏
页数:12
相关论文
共 19 条
[1]  
Arnold W, 2006, ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, P283
[2]   Towards 3nm overlay and critical dimension uniformity: an integrated error budget for double patterning lithography - art. no. 692404 [J].
Arnold, William H. .
OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924 :92404-92404
[3]  
Chien C., 2001, Journal of the Chinese Institute of Industrial Engineers, V18, P95, DOI [10.1080/10170660109509462, DOI 10.1080/10170660109509462]
[4]   Variability aware interconnect timing models for double patterning [J].
Chin, Eric Y. ;
Neureuther, Andrew R. .
DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION III, 2009, 7275
[5]  
Choi D., 2008, P SPIE, V6922
[6]  
DUSA M, 2007, P SPIE, V6520
[7]  
Eichelberger B., 2008, P SPIE, V6924
[8]  
Ghaida Rani S., 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P615, DOI 10.1145/1687399.1687513
[9]  
Ghaida RS, 2011, ICCAD-IEEE ACM INT, P14, DOI 10.1109/ICCAD.2011.6105299
[10]   Within-Layer Overlay Impact for Design in Metal Double Patterning [J].
Ghaida, Rani S. ;
Gupta, Puneet .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2010, 23 (03) :381-390