共 19 条
[1]
Arnold W, 2006, ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, P283
[2]
Towards 3nm overlay and critical dimension uniformity: an integrated error budget for double patterning lithography - art. no. 692404
[J].
OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3,
2008, 6924
:92404-92404
[3]
Chien C., 2001, Journal of the Chinese Institute of Industrial Engineers, V18, P95, DOI [10.1080/10170660109509462, DOI 10.1080/10170660109509462]
[4]
Variability aware interconnect timing models for double patterning
[J].
DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION III,
2009, 7275
[5]
Choi D., 2008, P SPIE, V6922
[6]
DUSA M, 2007, P SPIE, V6520
[7]
Eichelberger B., 2008, P SPIE, V6924
[8]
Ghaida Rani S., 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P615, DOI 10.1145/1687399.1687513
[9]
Ghaida RS, 2011, ICCAD-IEEE ACM INT, P14, DOI 10.1109/ICCAD.2011.6105299