Flip-chip ball grid array lead-free solder joint under reliability test

被引:8
作者
Jen, MHR
Liu, LC
Wu, JD
机构
[1] Natl Sun Yat Sen Univ, Dept Mech & Electromech Engn, Kaohsiung 807, Taiwan
[2] Adv Semicond Engn Inc, Proc Engn Div, Kaohsiung, Taiwan
关键词
flip-chip; bump/UBM; BGA; lead-free solder; reliability test;
D O I
10.1115/1.2070090
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The work is aimed to investigate the mechanical responses of bare dies of the combination of pure tin/Al-NiV-Cu Under bump metallization (UBM) and packages of pure tin/Al-NiV-Cu UBM/substrate of standard thickness of aurum. The mechanical properties under multiple reflow and long term high temperature storage test (HTST) tests at different temperatures and the operational life were obtained. A scanning electron microscope was used to observe the growth of IMC and the failure modes in order to realize their reaction and connection. From the empirical results of bare dies, the delamination between IMC and die was observed due to the tests at 260 degrees C multiple reflow. However their mechanical properties were not affected. Nevertheless, the bump shear strength of bare dies were decreased by HTST tests. In package, all the results of mechanical properties by multiple reflow test and HTST test were significantly lowered. It was shown that the adhesion between bump and die reduced obviously as tests going on. As for high temperature operational life test in the conditions of 150 degrees C and 320 mA (5040 A/cm(2)), the average stable service time of the package was 892 h, and the average ultimate service time of the package was 1053 h.
引用
收藏
页码:446 / 451
页数:6
相关论文
共 50 条
[31]   A Physics-of-Failure Investigation of Flip Chip Reliability Based on Lead-Free Solder Fatigue Modeling [J].
Brinlee S. ;
Popelar S. .
Journal of Microelectronics and Electronic Packaging, 2023, 20 (01) :27-35
[32]   Lead-Free Flip-Chip Packaging Affects on Ultralow-k Chip Delamination [J].
Chen, Kuo Ming ;
Guu, Yunn Horng ;
Lin, Tsung Shu .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (12) :1985-1991
[33]   Assembly and reliability of flip chip-on-laminate with lead free solder [J].
Hou, ZW ;
Hatcher, C ;
Johnson, RW ;
Yaeger, E ;
Konarski, M ;
Crane, L .
2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS, 2001, 4428 :323-330
[34]   Enhanced Wettability of Oxidized Copper with Lead-Free Solder by Ar-H2 Plasmas for Flip-Chip Bumping [J].
Yung-Sen Lin ;
Chun-Hao Chang ;
Wei-Jhih Lin .
Journal of Electronic Materials, 2007, 36 :1483-1488
[35]   Enhanced wettability of oxidized copper with lead-free solder by Ar-H2 plasmas for flip-chip bumping [J].
Lin, Yung-Sen ;
Chang, Chun-Hao ;
Lin, Wei-Jhih .
JOURNAL OF ELECTRONIC MATERIALS, 2007, 36 (11) :1483-1488
[36]   ADVANCED SIMULATION/MODELING AND RELIABILITY OF FINE PITCH (130um) LEAD-FREE FLIP-CHIP PACKAGE [J].
Banijamali, Bahareh ;
Mohammed, Ilyas .
IMECE2008: PROCEEDINGS OF THE INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION - 2008, VOL 6, 2009, :235-243
[37]   Reliability of lead-free solder interconnects - A review [J].
Tonapi, S ;
Gopakumar, S ;
Borgesen, P ;
Srihari, K .
ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM, 2002 PROCEEDINGS, 2002, :423-428
[38]   Solder joint reliability in flip chip package with surface treatment of ENIG under thermal shock test [J].
Ha, Sang-Su ;
Ha, Sang-Ok ;
Yoon, Jeong-Won ;
Kim, Jong-Woong ;
Ko, Min-Kwan ;
Kim, Dae-Gon ;
Kim, Sung-Jin ;
Hong, Tae-Hwan ;
Jung, Seung-Boo .
METALS AND MATERIALS INTERNATIONAL, 2009, 15 (04) :655-660
[39]   Solder joint reliability in flip chip package with surface treatment of ENIG under thermal shock test [J].
Sang-Su Ha ;
Sang-Ok Ha ;
Jeong-Won Yoon ;
Jong-Woong Kim ;
Min-Kwan Ko ;
Dae-Gon Kim ;
Sung-Jin Kim ;
Tae-Hwan Hong ;
Seung-Boo Jung .
Metals and Materials International, 2009, 15 :655-660
[40]   Finite element analysis of thermal distributions of solder ball in flip chip ball grid array using ABAQUS [J].
Kar, Yap Boon ;
Talik, Noor Azrina ;
Sauli, Zaliman ;
Fei, Jean Siow ;
Retnasamy, Vithyacharan .
MICROELECTRONICS INTERNATIONAL, 2013, 30 (01) :14-18