REFERENCE FRAME ACCESS OPTIMIZATION FOR ULTRA HIGH RESOLUTION H.264/AVC DECODING

被引:5
作者
Chao, Ping [1 ]
Lin, Youn-Long [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30043, Taiwan
来源
2008 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-4 | 2008年
关键词
D O I
10.1109/ICME.2008.4607716
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
In an ultra high resolution H.264/AVC decoder, accessing reference frame data stored in DRAM requires huge bandwidth. The access patterns of Motion Compensation (MC) and De-blocking Filter (DF) are very different. Therefore, straightforward access and arbitration may amplify access penalty and, thus, diminish DRAM efficiency. We propose three schemes, access pattern uniformization, Macro Block (MB)-column-based mapping and task-based arbitration, to minimize the DRAM access latency including both penalty and amount of transferred data. Experimental results on a pure hardwired QFHD (3840 x 2160) H.264/AVC decoder system shows that by employing the proposed schemes, we achieve 86% saving in DRAM access latency.
引用
收藏
页码:1441 / 1444
页数:4
相关论文
共 6 条
[1]  
*JVT, 2003, JVTG050
[2]  
Ostermann J., 2004, IEEE Circuits and Systems Magazine, V4, P7, DOI 10.1109/MCAS.2004.1286980
[3]   High performance and cost effective memory architecture for an HDTV decoder LSI [J].
Takizawa, T ;
Tajime, J ;
Harasaki, H .
ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, :1981-1984
[4]   An efficient memory arbitration algorithm for a single chip MPEG2 AV decoder [J].
Takizawa, T ;
Hirasawa, M .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2001, 47 (03) :660-665
[5]  
ZHANG NR, 2006, P SICE ICASE OCT, P5719
[6]  
ZHANG P, 2006, P INT C MULT EXP JUL, P361