MOCA: an Inter/Intra-Chip Optical Network for Memory

被引：2

作者：

Wang, Zhehui ^{[1
]}

Pang, Zhengbin ^{[2
]}

Yang, Peng ^{[1
]}

Xu, Jiang ^{[1
]}

Chen, Xuanqi ^{[1
]}

Maeda, Rafael K. V. ^{[1
]}

Wang, Zhifei ^{[1
]}

Duong, Luan H. K. ^{[1
]}

Li, Haoran ^{[1
]}

Wang, Zhe ^{[1
]}

机构：

[1] Hong Kong Univ Sci & Technol, Hong Kong, Hong Kong, Peoples R China

[2] Natl Univ Def Technol, Changsha, Hunan, Peoples R China

来源：

PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2017年

关键词：

D O I：

10.1145/3061639.3062286

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The memory wall problem is due to the imbalanced developments and separation of processors and memories. It is becoming acute as more and more processor cores are integrated into a single chip and demand higher memory bandwidth through limited chip pins. Optical memory interconnection network (OMIN) promises high bandwidth, bandwidth density, and energy efficiency, and can potentially alleviate the memory wall problem. In this paper, we propose an optical inter/intra-chip processor-memory communication architecture, called MOCA. Experimental results and analysis show that MOCA can significantly improve system performance and energy efficiency. For example, comparing to Hybrid Memory Cube (HMC), MOCA can speedup application execution time by 2.6x, reduce communication latency by 75%, and improve energy efficiency by 3.4x for 256-core processors in 7 nm technology.

引用

页数：6

共 50 条

[1] An Inter/Intra-Chip Optical Network for Manycore Processors
Wu, Xiaowen
Xu, Jiang
Ye, Yaoyao
Wang, Xuan
Nikdast, Mahdi
Wang, Zhehui
Wang, Zhe
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (04) : 678 - 691
[2] Inter/Intra-Chip Optical Interconnection Network: Opportunities, Challenges, and Implementations
Yang, Peng
Nakamura, Shigeru
Yashiki, Kenichiro
Wang, Zhehui
Duong, Luan H. K.
Wang, Zhifei
Chen, Xuanqi
Nakamura, Yuichi
Xu, Jiang
2016 TENTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2016,
[3] Wireless Inter-Chip and Intra-Chip Communication
Yordanov, Hristomir
Russer, Peter
2009 EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, 2009, : 145 - 148
[4] THz Interconnect for Inter-/Intra-Chip Communication
Gu, Qun Jane
Yu, Bo
Ding, Xuan
Ye, Yu
Liu, Xiaoguang
Xu, Zhiwei
MICRO- AND NANOTECHNOLOGY SENSORS, SYSTEMS, AND APPLICATIONS XI, 2019, 10982
[5] A Holistic Modeling and Analysis of Optical-Electrical Interfaces for Inter/Intra-chip Interconnects
Wang, Zhehui
Xu, Jiang
Yang, Peng
Duong, Luan Huu Kinh
Wang, Zhifei
Wang, Xuan
Wang, Zhe
Li, Haoran
Maeda, Rafael Kioji Vivas
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (07) : 2462 - 2474
[6] Innovative Propagation Mechanism for Inter-chip and Intra-chip Communication
Liu, Yuqiao
Pano, Vasil
Patron, Damiano
Dandekar, Kapil
Taskin, Baris
2015 IEEE 16TH ANNUAL WIRELESS AND MICROWAVE TECHNOLOGY CONFERENCE (WAMICON), 2015,
[7] RF/wireless interconnect for inter- and intra-chip communications
Chang, MCF
Roychodhury, VP
Zhang, LY
Shin, HC
Qian, YX
PROCEEDINGS OF THE IEEE, 2001, 89 (04) : 456 - 466
[8] A statistical gate delay model for intra-chip and inter-chip variabilities
Okada, K
Yamaoka, K
Onodera, H
ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 31 - 36
[9] RSON: an Inter/Intra-Chip Silicon Photonic Network for Rack-Scale Computing Systems
Yang, Peng
Pang, Zhengbin
Wang, Zhifei
Wang, Zhehui
Xie, Min
Chen, Xuanqi
Duong, Luan H. K.
Xu, Jiang
PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1369 - 1374
[10] Crosstalk Noise Reduction Through Adaptive Power Control in Inter/Intra-Chip Optical Networks
Duong, Luan H. K.
Yang, Peng
Wang, Zhifei
Chang, Yi-Shing
Xu, Jiang
Wang, Zhehui
Chen, Xuanqi
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (01) : 43 - 56

← 1 2 3 4 5 →