Design and Analysis of an Efficient High Holding Voltage SCR for ESD Protection

被引:0
|
作者
Zhou, Zijie [1 ]
Jin, Xiangliang [1 ]
机构
[1] Hunan Engn Lab Microelect Optoelect & Syst Chip, Xiangtan, Peoples R China
基金
中国国家自然科学基金;
关键词
ESD; SCR; 3D simulation; Holding Voltage; CIRCUITS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Silicon-Controlled Rectifier (SCR) is well known for its good robustness, but its deep Snapback makes it have a low holding voltage, it will bring a latch-up issue. An improving silicon-controlled rectifier (DSCR) device with higher holding voltage and smaller area is proposed and fabricated in a 0.5 pm HV CDMOS process. The 3D simulation results show that the DSCR has same working mechanism with SCR, and enlarging the D1 and D2 is effective to increase DSCR's holding voltage. TLP test results show that enlarging D1 and D2 to 8 pm makes the DSCR's holding voltage from 2.4 V to 7.95 V without increasing layout area.
引用
收藏
页数:3
相关论文
共 50 条
  • [21] A novel SCR-LDMOS for high voltage ESD protection
    Deng Jing
    Chen Xingbi
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [22] A novel robust SCR with high holding voltage for on-chip ESD protection of industry-level bus
    Liu, Yujie
    Wang, Yang
    Jin, Xiangliang
    Yang, Jian
    Peng, Yan
    Luo, Jun
    SOLID-STATE ELECTRONICS, 2023, 208
  • [23] Novel SCR device for ESD protection with high-holding voltage in 0.18um BCD process
    Lim, Myoung Chul
    Eom, Young Bum
    Choi, Joung Cheul
    Nam, Sang Wook
    Park, Jeong Soo
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [24] High holding voltage SCR for robust electrostatic discharge protection
    齐钊
    乔明
    何逸涛
    张波
    Chinese Physics B, 2017, 26 (07) : 350 - 355
  • [25] High holding voltage SCR for robust electrostatic discharge protection
    Qi, Zhao
    Qiao, Ming
    He, Yitao
    Zhang, Bo
    CHINESE PHYSICS B, 2017, 26 (07)
  • [26] RC-Embedded LDMOS-SCR With High Holding Current for High-Voltage I/O ESD Protection
    Liang, Hailian
    Gu, Xiaofeng
    Dong, Shurong
    Liou, Juin J.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (04) : 495 - 499
  • [27] A Dual-directional SCR based ESD Protection Design with High Holding Voltage using Embedded MOSFET for 12-V Applications
    Do, Kyoung-Il
    Jung, Jin-Woo
    Chae, Hee-Guk
    Song, Jooyoung
    Jeon, Chan-Hee
    Kim, Sukjin
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2024, 24 (05) : 399 - 409
  • [28] Design of a LVTSCR triggered SCR device for low voltage ESD protection
    Liu, Wei
    Yang, Hongjiao
    Wang, Yang
    Li, Shuang
    Tao, Hongke
    Zeng, Zhiwen
    MICROELECTRONICS JOURNAL, 2024, 149
  • [29] A Modified LDMOS-SCR with High Holding Voltage for high voltage FSD Protection
    Song, Wenqiang
    Liu, Zhiwei
    Liou, Juin J.
    2019 8TH INTERNATIONAL SYMPOSIUM ON NEXT GENERATION ELECTRONICS (ISNE), 2019,
  • [30] SCR ESD protection with reduced trigger voltage
    Nikolaidis, T
    Papadas, C
    ELECTRONICS LETTERS, 2003, 39 (07) : 608 - 609