AIM technology for non-volatile memories microelectronics devices

被引:6
|
作者
Rigolli, Pier Luigi [1 ]
Rozzoni, Laura [1 ]
Turco, Catia [1 ]
Iessi, Umberto [1 ]
Polli, Marco [2 ]
Kassel, Elyakim [3 ]
Izikson, Pavel [3 ]
Avrahamov, Yosef [3 ]
机构
[1] STMicroelectronics Srl, Via C Olivetti 2, I-20041 Agrate Brianza, MI, Italy
[2] KLA Tencor, I-20063 Cernusco Sul Naviglio, MI, Italy
[3] KLA Tencor, IL-23100 Migdal Haemeq, Israel
来源
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XX, PTS 1 AND 2 | 2006年 / 6152卷
关键词
overlay metrology; copper; CMP; archer AIM;
D O I
10.1117/12.656485
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
Accurate and precise overlay metrology is a critical requirement in order to achieve high product yield in microelectronic manufacturing. Meeting the tighter overlay measurement error requirements for 90 nm technology and beyond is a dramatic challenge for optical metrology techniques using only conventional overlay marks like Bar in Bar (BiB) or Frame in Frames (FiF). New deficiencies, affecting traditional overlay marks, become evident as microlithography processes are developed for each new design rule node. The most serious problems are total measurement uncertainty, CMP process robustness, and device correlation. In this paper we will review the superior performances of grating-based AIM marks to provide a complete solution to control lithography overlay errors for new generation devices. Examples of successful application of AIM technology to FEOL and Cu-BEOL process steps of advanced non volatile memory devices manufacturing are illustrated. An additional advantage of the adoption of AIM marks is that the significant reduction of target noise versus conventional marks revealed systematic differences within the lithography cluster which were previously obscure offering a new tool to optimize litho cells. In this paper we demonstrated that AIM target architecture enables high performance metrology with design rule segmented targets - a prerequisite to have overlay marks fully compatible with design rule sensitive process steps.
引用
收藏
页数:13
相关论文
共 50 条
  • [1] Non-volatile memories
    Hidaka, Hideto
    Sofer, Yair
    Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2007,
  • [2] ERASABLE NON-VOLATILE MEMORIES
    JAVETSKI, J
    ELECTRONIC PRODUCTS MAGAZINE, 1982, 24 (13): : 37 - 40
  • [3] Technology CAD of non-volatile SONOS memory devices
    Chakraborty, P.
    Mahato, S. S.
    Maiti, T. K.
    Saha, S.
    Maiti, C. K.
    PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 164 - +
  • [4] Spintronics as a Non-Volatile Complement to Modern Microelectronics
    Sverdlov, Viktor
    Weinbub, Josef
    Selberherr, Siegfried
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2017, 47 (04): : 195 - 210
  • [5] Non-Volatile Memories for Removable Media
    Micheloni, Rino
    Picca, Massimiliano
    Amato, Stefano
    Schwalm, Helmut
    Scheppler, Michael
    Commodar, Stefano
    PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 148 - 160
  • [6] Science and technology of ferroelectric films and heterostructures for non-volatile ferroelectric memories
    Ramesh, R
    Aggarwal, S
    Auciello, O
    MATERIALS SCIENCE & ENGINEERING R-REPORTS, 2001, 32 (06): : 191 - 236
  • [7] A BIST scheme for non-volatile memories
    Olivo, P
    Dalpasso, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (1-2): : 139 - 144
  • [8] A Bist Scheme for Non-Volatile Memories
    Piero Olivo
    Marcello Dalpasso
    Journal of Electronic Testing, 1998, 12 : 139 - 144
  • [9] BIST scheme for non-volatile memories
    Olivo, Piero
    Dalpasso, Marcello
    Journal of Electronic Testing: Theory and Applications (JETTA), 1998, 12 (1-2): : 139 - 144
  • [10] Carbon nanomaterials for non-volatile memories
    Ethan C. Ahn
    H.-S. Philip Wong
    Eric Pop
    Nature Reviews Materials, 3