A Zero-IF 60GHz Transceiver in 65nm CMOS with > 3.5Gb/s Links

被引：25
|
作者：
Tomkins, A. [1 ]
Aroca, R. A. [1 ]
Yamamo, T. [2 ]
Nicolson, S. T. [1 ]
Doi, Y. [2 ]
Voinigescu, S. P. [1 ]
机构：
[1] Univ Toronto, Edward S Rogers Sr Dept Elect & Comp Engn, Toronto, ON M5S 1A1, Canada
[2] Fujitsu Labs Ltd, Kawasaki, Kanagawa, Japan
来源：
PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2008年
关键词：
D O I：
10.1109/CICC.2008.4672123
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a 1.2V 60GHz zero-IF transceiver fabricated in a 65nm CMOS process with a digital back-end. The chip includes a receiver with 14.7dB gain, a low 5.6dB noise figure, a 60GHz LO distribution tree, a 64GHz static frequency divider, and a direct BPSK modulator operating over the 55-65GHz band at data rates exceeding 3.5Gb/s. The chip consumes 374mW (232mW) from 1.2V (1.0V) and occupies 1.28x0.81 mm(2). The transceiver was characterized over temperature up to 85 degrees C and for power supplies down to 1V. A manufacturability, study of 60GHz radio circuits is presented with measurements of transistors, the low-noise amplifier, and the receiver on typical and fast process splits. The transceiver performance is demonstrated using a 3.5Gb/s 2-meter wireless transmit-receive link over the 55-64 GHz range.
引用
收藏
页码：471 / +
页数：2
相关论文
共 50 条
  • [31] A 27.8Gb/s 11.5pJ/b 60GHz Transceiver in 28nm CMOS with Polarization MIMO
    Daneshgar, Saeid
    Dasgupta, Kaushik
    Thakkar, Chintan
    Chakrabarti, Anandaroop
    Yamada, Shuhei
    Choudhury, Debabani
    Jaussi, James
    Casper, Bryan
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 166 - +
  • [32] A 50mW-TX 65mW-RX 60GHz 4-Element Phased-Array Transceiver with Integrated Antennas in 65nm CMOS
    Kong, Lingkai
    Seo, Dongjin
    Alon, Elad
    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 234 - +
  • [33] A 10 mW 60GHz 65nm CMOS DCO with 24% Tuning Range and 40 kHz Frequency Granularity
    Hussein, Ahmed I.
    Saberi, Shadi
    Paramesh, Jeyanandh
    2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
  • [34] A Linear-in-dB Analog Baseband Circuit for Low Power 60GHz Receiver in Standard 65nm CMOS
    Wang, Yanjie
    Hull, Chris
    Murata, Glenn
    Ravid, Shmuel
    2013 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2013, : 225 - 228
  • [35] Co-design of 40Gb/s Equalizers for Wireline Transceiver in 65nm CMOS Technology
    Wu, Linghan
    Wang, Ziqiang
    Zheng, Xuqiang
    Huang, Ke
    Zhang, Chun
    Wang, Zhihua
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [36] A 3 Gb/s multichannel transceiver in 65 nm CMOS technology
    张锋
    邱玉松
    Journal of Semiconductors, 2015, (01) : 154 - 161
  • [37] A 3 Gb/s multichannel transceiver in 65 nm CMOS technology
    张锋
    邱玉松
    Journal of Semiconductors, 2015, 36 (01) : 154 - 161
  • [38] A 3 Gb/s multichannel transceiver in 65 nm CMOS technology
    Zhang Feng
    Qiu Yusong
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (01)
  • [39] A CMOS Class-A 65nm Power Amplifier for 60 GHz Applications
    Quemerais, T.
    Moquillon, L.
    Pruvose, S.
    Fournier, J. -M.
    Benech, P.
    Corrao, N.
    2010 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, 2010, : 120 - +
  • [40] A 20 Gb/s Limiting Amplifier in 65nm CMOS Technology
    He, Rui
    Xu, Jianfei
    Yan, Na
    Hao, Min
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
12345