Synergistic Reliability and Yield Enhancement Techniques for Embedded SRAMs

被引:8
作者
Lu, Shyue-Kung [1 ]
Huang, Huan-Hua [1 ]
Huang, Jiun-Lang [2 ]
Ning, Pony [3 ]
机构
[1] Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[3] Nanya Technol Corp, Tao Yuan 333, Taiwan
关键词
Embedded memory; reliability; repair; yield; SELF-REPAIR SCHEME; MEMORY; REDUNDANCY;
D O I
10.1109/TCAD.2012.2210420
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Single isolated fault (SIF) stands for about 60%-70% of the total number of defects and is rather redundancy hungry since a spare row or a column is required for repairing each SIF. Therefore, manufacturing yield will decrease if we do not allocate sufficient spare resources. In this paper, instead of the traditional fault replacement techniques, synergistic techniques that integrate both fault replacement and fault masking techniques are proposed. With our approaches, SIFs are masked instead of the traditional replacement for repairing. For other minor fault types (e. g., faulty rows and faulty columns), the fault replacement technique is used as usual. According to simulation results, repair rates can be improved significantly. The proposed techniques can be integrated with the conventional built-in self-repair with nearly negligible hardware overhead.
引用
收藏
页码:165 / 169
页数:5
相关论文
共 14 条
  • [1] Baumann R. C., 2001, IEEE Transactions on Device and Materials Reliability, V1, P17, DOI 10.1109/7298.946456
  • [2] Built-in redundancy analysis for memory yield improvement
    Huang, CT
    Wu, CF
    Li, JF
    Wu, CW
    [J]. IEEE TRANSACTIONS ON RELIABILITY, 2003, 52 (04) : 386 - 399
  • [3] A built-in self-repair analyzer (CRESTA) for embedded DRAMs
    Kawagoe, T
    Ohtani, J
    Niiro, M
    Ooishi, T
    Hamada, M
    Hidaka, H
    [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 567 - 574
  • [4] EFFICIENT SPARE ALLOCATION FOR RECONFIGURABLE ARRAYS
    KUO, SY
    FUCHS, WK
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (01): : 24 - 31
  • [5] Li JF, 2003, INT TEST CONF P, P393, DOI 10.1109/TEST.2003.1270863
  • [6] Efficient BISR Techniques for Embedded Memories Considering Cluster Faults
    Lu, Shyue-Kung
    Yang, Chun-Lin
    Hsiao, Yuang-Cheng
    Wu, Cheng-Wen
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (02) : 184 - 193
  • [7] Memory built-in self-repair using redundant words
    Schöber, V
    Paul, S
    Picot, O
    [J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 995 - 1001
  • [8] Using electrical bitmap results from embedded memory to enhance yield
    Segal, J
    Jee, A
    Lepejian, D
    Chu, B
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (03): : 28 - 39
  • [9] INTEGRATED-CIRCUIT YIELD STATISTICS
    STAPPER, CH
    ARMSTRONG, FM
    SAJI, K
    [J]. PROCEEDINGS OF THE IEEE, 1983, 71 (04) : 453 - 470
  • [10] An integrated ECC and redundancy repair scheme for memory reliability enhancement
    Su, CL
    Yeh, YT
    Wu, CW
    [J]. DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 81 - 89