共 20 条
[11]
Gupta S. K., 2011, P IEEE IEDM DEC
[13]
Kim CH, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P6
[14]
Lee D, 2011, IEEE VLSI TEST SYMP, P266, DOI 10.1109/VTS.2011.5783732
[15]
Lekshmanan D, 2007, IEEE CUST INTEGR CIR, P623
[16]
Liu ZY, 2007, IEEE INT SOC CONF, P63
[17]
Weak Write Test Mode: An SRAM cell stability design for test technique
[J].
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY,
1997,
:1043-1052
[19]
Rabaey J.M., 2003, Digital integrated circuits: a design perspective, V2nd
[20]
Ren Z., 2001, Ph.D. dissertation