Tri-Mode Independent Gate FinFET-Based SRAM With Pass-Gate Feedback: Technology-Circuit Co-Design for Enhanced Cell Stability

被引:18
作者
Gupta, Sumeet Kumar [1 ]
Kulkarni, Jaydeep P. [1 ]
Roy, Kaushik [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47906 USA
基金
美国国家科学基金会;
关键词
FinFET; independent gate (IG); pass-gate feedback; SRAM; 6T;
D O I
10.1109/TED.2013.2283235
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present 6T SRAMs with pass-gate feedback using tri-mode independent gate (TMIG) FinFETs as the access transistors. We perform a comprehensive analysis of TMIG FinFETs and the proposed SRAM cell using our simulation framework, which is based on the non-equilibrium Green's function models for FinFETs. We compare our technique with the tied gate (TG) FinFET SRAM and the previously proposed independent gate (IG) FinFET SRAM with pass-gate feedback. The effects of quantum confinement in scaled FinFETs on the device and SRAM characteristics are analyzed in detail. We show that quantum confinement effects lead to severe degradation in access time and write-ability of the IG FinFET SRAM. On the other hand, the SRAM cell proposed in this paper shows 14% improvement in write-ability over the TG FinFET SRAM with comparable read stability, achieving mitigation of the read-write conflict. At the same time, 30% reduction in standby leakage and comparable hold stability is achieved at no cell area penalty, with only 14% increase in the cell access time. We also show that the array-level issues associated with pass-gate feedback are mitigated using the co-design technique presented in this paper.
引用
收藏
页码:3696 / 3704
页数:9
相关论文
共 20 条
[1]   Technology and circuit design considerations in quasi-planar double-gate SRAM [J].
Ananthan, H ;
Roy, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (02) :242-250
[2]   Layout density analysis of FinFETs [J].
Anil, KG ;
Henson, K ;
Biesemans, S ;
Collaert, N .
ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, :139-142
[3]  
[Anonymous], 2012, International Technology Roadmap for Semiconductors (ITRS)
[4]  
[Anonymous], 2013, MOSIS SCMOS DESIGN R
[5]  
Bauer F, 2009, LECT NOTES COMPUT SC, V5349, P116, DOI 10.1007/978-3-540-95948-9_12
[6]   SRAM Read/Write Margin Enhancements Using FinFETs [J].
Carlson, Andrew ;
Guo, Zheng ;
Balasubramanian, Sriram ;
Zlatanovici, Radu ;
Liu, Tsu-Jae King ;
Nikolic, Borivoje .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (06) :887-900
[7]   A spacer patterning technology for nanoscale CMOS [J].
Choi, YK ;
King, TJ ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (03) :436-441
[8]   Nanoscale device modeling: the Green's function method [J].
Datta, S .
SUPERLATTICES AND MICROSTRUCTURES, 2000, 28 (04) :253-278
[9]  
Endo K., 2008, IEDM, P1
[10]   Work Function Tuning of TixSiyNz Electrodes Using Partial Saturation of Chemisorbing Surface during Pulsing Chemical Vapor Deposition [J].
Fillot, F. ;
Maitrejean, S. ;
Pierre, F. ;
Chenevier, B. .
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2009, 12 (07) :H272-H274